

# Layout Recommendations for the MC34848

## 1 Introduction

The 34848 is a high efficient eight-channel LED driver used in LCD backlight applications. It is designed to support up to 160mA per channel in scan mode and 80mA per channel in local dimming mode. However, it can be set to support higher LED currents (e.g. 120mA per each channel) and higher output voltages (e.g. 60V) which support higher power applications (e.g. 57W).

Using the device for high power applications requires having an optimized layout that can ensure proper device performance under extreme conditions. This application note provides general guidelines for laying out a proper PCB design in two-layers for the MC34848 device.

## Contents

|   |           |
|---|-----------|
| <b>1 Introduction</b> .....                           | <b>1</b>  |
| <b>2 Component (MC34848) Pad Design</b> .....         | <b>2</b>  |
| <b>3 Components Placement</b> .....                   | <b>3</b>  |
| <b>4 Differential Traces Layout Considerations</b> .. | <b>4</b>  |
| <b>5 PCB Layout Recommendations</b> .....             | <b>4</b>  |
| <b>6 MC34848 Multi-EVB Layout Example</b> .....       | <b>6</b>  |
| <b>7 References</b> .....                             | <b>10</b> |

## 2 Component (MC34848) Pad Design

The exposed pad provides the main thermal dissipation path for the device. Thermal performance of the QFN package mainly relies on the size of the exposed pad and the number of vias placed on the exposed pad (See [Figure 1](#))

### 2.1 Detail Recommendations (Dimension: mm)




Figure 1. Recommended Via Placement

## 3 Components Placement

### Noise Sensitive Components

- Compensation components (R, C on the COMP pin)
- OVP voltage divider resistors (resistors which connect to the OVP pin)
- CPLL components (R, C on the CPLL pin)
- $R_{Iset}$  resistor (resistor which connect to the ISET pin)
- CS pin low-pass filter components

### Noisy Components

- Power Inductor
- External NMOS (Boost Switch)
- Schottky Diode
- Input/Output Capacitor
- LEDs


### Components need to be placed close to the IC (MC34848)

- All noise sensitive components
- DC decoupling capacitors (capacitors which connect between PVCC, DVDD and ground)
- Internal LDO output capacitor (capacitors which connect to VDC, VLOGIC pins)

Note: Place noisy components as far away as possible from all noise sensitive component and their traces. When noise traces and noisy sensitive traces cross each other on different layers of the PCB, ensure they are at a 45 or 90 degree angle from each other. This is to avoid possible noise coupling between the traces.

# 4 Differential Traces Layout Considerations


Coupled Microstrip



$$Z_{DIFF} \approx 2 \times Z_0 \left( 1 - 0.48 e^{-0.96 \frac{S}{b}} \right) \Omega$$

$$Z_0 = \frac{60}{\sqrt{0.457 \epsilon_r + 0.67}} \ln \left( \frac{4b}{0.67(0.8W + t)} \right) \Omega$$

Coupled Stripline



$$Z_{DIFF} \approx 2 \times Z_0 \left( 1 - 0.374 e^{-2.9 \frac{S}{b}} \right) \Omega$$

$$Z_0 = \frac{60}{\sqrt{\epsilon_r}} \ln \left( \frac{4b}{0.67 \pi (0.8W + t)} \right) \Omega$$

Notes:

For FR-4,  $\epsilon_r = 4.6$ , ZDIFF “Rterm., Zo” Rterm./2 (If the transmission impedance should be calculated from the transmission source (FPGA) or needs to subtract the calculated impedance as much as missing impedance).


The distance between two pairs should be  $> 2S$ .

The distance between a pair and a TTL/CMOS signal should be  $> 3S$  at a minimum. Even better, locate the TTL/CMOS signals on a different plane isolated by a ground plane or put ground trace between the pair and the TTL/CMOS signals at least. (In the case of a guard ground trace the distance should be  $> 2S$  away).

It is recommended to keep  $S < W$  and  $S < h$  when designing for low EMI.

## 5 PCB Layout Recommendations

This section provides PCB layout recommendations (See [Figure 2](#)).




**Figure 2. Simplified Application Drawing**

1. Make the surface for the power line (between  $C_{IN}$ -L, L-D, (L,D) -SW Node, D- $C_O$ ,  $C_O$ - $C_{IN}$ ) and try to put it in one plane. Make this surface length as short and thick as possible and also make it as thick as possible (i.e. try to reduce the impedance of these surfaces).
2. Separate above listed power trace/surface from the sensitive trace or components.
3. Separate  $C_{IN}$ - $C_O$  ground surface from the rest of other ground and connect this surface close (or between  $C_{IN}$  ground point and the connector ground surface) to the input connector ground pins.
4. Connect the  $R_{CS}$  resistor (current sense resistor) to the signal ground which is close to the IC ground.
5. Avoid the signal trace pass beneath the noisy inductor.
6. For traces which connected to PVCC, DVDD, CHx pins, use at least 12 mil width trace (For the multi IC applications, make as wide as possible). And, for the other traces, except differential signal (CLK+/-, DATA+/-), use at least 7 mil width trace. For traces connected to REFIO, VDC, VLOGIC pins, chose the width between 7~12 mil for the trace width (thicker than normal traces).
7. Underneath the exposed pad, put as large signal ground plain as possible to dissipate the heat generated by the IC. On the Exposed Pad, put at least 16 vias (drill: 0.3mm, pad: 0.6mm) (See [Figure 1](#))
8. Put differential pairs in one plain and isolate the pair with the ground plains on the adjacent plain(s).
9. When connecting the Power surface/trace with 1oz copper thicknesses, use the following:  
The width of the surface/trace should be wider than 1mm/A.  
The connection of the power surface/trace should use multiple vias (as many as possible)
10. All the trace angles should be less than or equal to 45°C.

# 6 MC34848 Multi-EVB Layout Example

## 6.1 Assembly Layer Top, Silk Screen Top



## 6.2 Top Layer Routing

Connect  $R_{CS}$  to the signal ground with the connection to the power ground. This is done to suppress the voltage difference of two different grounds, since this generates an error on the VCS reading which is used by the boost circuit (See [PCB Layout Recommendations on page 5, Step 4](#))

Make as wide and short as possible for connecting the SW Node, power ground to suppress the noise generated by the huge switching current. (See [PCB Layout Recommendations on page 5, Step 1](#))





Figure 3. Top Layer Routing

## 6.3 Bottom Layer Routing

Underneath the exposed pad, put as large signal ground plain as possible to dissipate the heat generated by the IC. On the Exposed Pad, put at least 16 vias (drill: 0.3mm, pad: 0.6mm) (See PCB Layout Recommendations on page 5, Step 7)

Avoid the signal trace pass beneath the noisy inductor (See PCB Layout Recommendations on page 5, Step 5)



Separate  $C_{IN}$ - $C_O$  ground surface from the rest of other ground and connect this surface close (or between  $C_{IN}$  ground point and the connector ground surface) to the input connector (See PCB Layout Recommendations on page 5, Step 3)

Figure 4. Bottom Layer Routing



## 6.4 Drill Data

On the exposed pad of the ICs, put at least 16 vias (Pad  $\geq 0.6$ , Hole  $\geq 0.6$ ) to maximize the thermal performance of the ICs. (See [PCB Layout Recommendations on page 5, Step 7](#))




Figure 5. Drill Data

## 7 References

1. Quad Flat Pack No-Lead Application Note: AN1902
2. PCB Layout Design Guide for Analog Applications: AN3962
3. LVDS Owner's Manual \_National Semiconductor: LVDS Owner's Manual 4th Edition
4. MC34848 Data sheet

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2010. All rights reserved.