

### Freescale Semiconductor

**Application Note** 

AN1120/D Rev. 1, 11/2001

Basic Servo Loop Motor Control Using the MC68HC05B6 MCU

By Jim Gray

### **General Description**

This application note describes a basic circuit and software implementing proportional derivative (PD) closed-loop speed control for a brush motor using four integrated circuits (ICs), two opto discretes, and less than 200 bytes of code.

Feedback control systems using digital algorithms implemented on microcontroller units (MCUs) are becoming increasingly commonplace. The use of an MCU in this type of control application is justified when system flexibility is needed, such as varying drive motors or storing wear parameters in electrically erasable programmable read-only memory (EEPROM). Typically, the system would be modeled mathematically in the discrete time domain due to the use of sampled rather than continuous data. The linear difference equations describing the transfer function of the system are solved using z-transforms, allowing, in the case of proportional-integral-derivative (PID) control, the determination of constants for proper system performance and stability. However, this level of analysis is not necessary to illustrate how straightforward the implementation is using the MC68HC05B6 and the MPM3004 TMOS™ H-bridge. The generalized flow of a PD loop is shown in Figure 1.




Figure 1. PD Loop Flow



AN1120/D

The transfer function of  $G_c(s)$  consists of the PD control, and  $G_p(s)$  represents the power amplifier, motor, and load. Here s is a complex variable having both real and imaginary parts. The proportional term K<sub>p</sub> can be accomplished with shifting operations, at least to the resolution of powers of 2. The derivative term,  $K_D$ s, of f(t) is approximately

$$\frac{df(t)}{dt} \mid t = kT \cong \frac{1}{T} [f(kT) - f(k-1)T]$$

where f(kT) is the current value of the controller parameter, and f(k-1)T is the value of the same parameter at the previous sampling time. In this example, K<sub>D</sub>s is realized as the rate of change of the difference between the measured and the desired period of motor-shaft rotation.

The MC68HC05B6 is an M68HC05 MCU Family member with two channels of programmable pulse-length modulation on-chip. When used with an H-bridge device such as the MPM3004, these channels can control bidirectional currents of up to 10-A continuous (25-A peak) at 60 V (See Figure 2). Two I/O pins and both pulse-length modulation (PLM) channels are used to control the MPM3004. Proper gate drive and level conversion is provided by the MC34151 dual inverting gate drivers. Input to the control loop consists of the MLED71 infrared emitter and MRD750 photo Schmitt trigger detector coupled through a slotted disc on the motor shaft. The TCAP2 pin and associated input capture registers are used to convert the optical index marks into a time measurement. Great care must be taken to ensure an adequate current source for the MPM3004 and to isolate the supply for the MC34151s. Separate circuit runs and 0.1-μF bypass capacitors on the MC34151 ICs were used in this case.

The justification for adding a derivative term to a proportional controller can be easily understood by examining the reasons for the overshoot and ringing typical of an underdamped proportional-only controller. When proportional control applies additional power to correct an underspeed condition, it does so continuously until the error term is zero, resulting in a power setting that ensures an overspeed condition. The converse occurs when reducing motor speed. The rate of change of the error signal as excessive power is being applied to correct underspeed will be a relatively large negative value (the error term is being rapidly reduced). Thus, the derivative of the error term is of the correct sign to compensate the proportional gain term. One effect of this compensation is to retard the loop's response time, but the proportional gain can be increased to offset this.

The listing (see MC68HC05B6 Servo Loop Motor Control Example) shows the assembly source code for speed measurement and the PD control of PLMA, which drives the power H-bridge in one direction. The opposite direction of rotation is obtained by complementing bits 0 and 1 of port A and driving the opposite lower leg of the H-bridge with PLMB. Eight-bit arithmetic was used exclusively in this example for space and clarity. Although this approach is functional, 16-bit routines for multiply and divide, given in Reference 2, are



AN1120/D General Description




Figure 2. Block Diagram of Servo Loop Motor Control



AN1120/D

better for finer control. Routines to set initial values, control direction of rotation, and check for motor stall are also necessary, although they are not shown in this application note.

Figure 3 shows the response of the system to various changes in load. The data was captured in an emulator trace buffer (Motorola CDS8 Jewelbox) and plotted using a data base program. Beginning from a no-load condition at 4 s, loading (an uncalibrated friction brake) was ramped to cause approximately a 50-percent duty cycle. Starting at 10 s, the load was then increased again until the system was at the limit of compliance — i.e., at full power and still maintaining the desired speed. Next, at 14 s, approximately half the load was rapidly (0.1 s) removed. The gain of the proportional term was 2, and the derivative constant was 1. In systems where a low-pass filter would be beneficial or the steady state error is potentially large, an integral term could be added for full PID control.




Figure 3. Step Response of PLM Motor Control

### References

- 1. Kuo, Benjamin C., *Automatic Control Systems*, New Jersey: Prentice-Hall, 1987.
- 2. M6805UM/AD2, *M6805 HMOS/M146805 CMOS Family User's Manual*, New Jersey: Prentice-Hall, 1983.
- 3. MC68HC05B6/D, MC68HC05B6 Data Sheet, Motorola, 1988.
- 4. M68HC05AG/AD, M68HC05 Applications Guide, Motorola, 1989.



AN1120/D MC68HC05B6 Servo Loop Motor Control Example

## MC68HC05B6 Servo Loop Motor Control Example

1		*****	*****	* * * * * * * * * * * * *	*****	*****	********	***
2		*	MC68	HC05B6 SERVO I	LOOP MC	TOR CONTROL E	XAMPLE	*
3		* This pr	ogram pe	rforms a close	ed loop	servo speed	control using PLMA for	*
4		* output.	Speed i	s measured opt	cically	with a slott	ed disk. The optically	<i>7</i> *
5		* detecte	d index	mark, controls	s TCAP2	which allows	calculation of the	*
6				ution for the				*
7		*****	*****	* * * * * * * * * * * * *	*****	*****	*******	***
8								
9	0000		org	\$0				
10			cycles	off				
11	0000							
12	0000	PADR	RMB	1				
13	0001	PBDR	RMB	1				
14	0002	PCDR	RMB	1				
15	0003	PDIDR	RMB	1				
16	0004	PADDR	RMB	1				
17	0005	PBDDR	RMB	1				
18	0006	PCDDR	RMB	1				
19								
20	000A		ORG	\$0A				
21								
22	000A	PLMA	RMB	1				
23	000B	PLMB	RMB	1				
24	000C	MISC	RMB	1				
25								
26	0012		ORG	\$12				
27								
28	0012	TCR	RMB	1				
29	0013	TSR	RMB	1				
30	0014	CAHR1	RMB	1				
31	0015	CALR1	RMB	1				
32	0016	COHR1	RMB	1				
33	0017	COLR1	RMB	1				
34	0018	CNTHR	RMB	1				
35	0019	CNTLR	RMB	1				
36	001A	ACNTHR	RMB	1				
37	001B	ACNTLR	RMB	1				
38	001C	CAHR2	RMB	1				
39	001D	CALR2	RMB	1				
40								
41	0050		ORG	\$50				
42								
	0050	BCNTH	RMB	1				
	0051	BCNTL	RMB	1				
	0052	ECNTH	RMB	1				
46	0053	ECNTL	RMB	1				
	0054	PERIOD	RMB	1				
	0055	PLMTMP	RMB	1			WITH STARTING VALUE	
	0056	DESPRD	RMB	1	MUST E	E INITIALIZED	WITH DESIRED PERIOD C	OUNT
50	0057	DELTAN	RMB	1				
51	0058	DELTAO	RMB	1				



## AN1120/D

5.2	0059	DELTADC	RMB	1	
	005A	DEHIADC	KIND	_	
	0F00		ORG	\$F00	
55			-	7	
56	00F0 A604	BEGIN	LDA	#\$4	SELECT SLOW PLM REPETION RATE
57	0F02 B70C		STA	MISC	SPEED
58	0F04 B655		LDA	PLMTMP	LOAD PLM VALUE
59	0F06 B70A		STA	PLMA	
60	0F08 B613	KEYS	LDA	TSR	CLEAR FLAG AND ANY PENDING INT.
	0F0A B61C		LDA	CAHR2	
	0F0C B61D		LDA	CALR2	
	OFOE 1E12		BSET	7,TCR	SET INPUT CAPTURE INTERRUPT ENABLE
	0F10 9A	113 T.M.	CLI	143 T.M.	CLEAR I BIT ALLOWING TIMER INTERRUPTS
	0F11 20FE 0F13 B613	WAIT	BRA	WAIT	WAIT FOR OPTO INDEX TCIC INTERRUPT
	0F15 B61C	RPM	LDA LDA	TSR CAHR2	CLR TSR BITY 4 TO ENSURE SYNCHRONIZATION TO INDEX
	0F17 B61D		LDA	CALR2	SINCHRONIZATION TO INDEX
	0F17 B01B	02 TFLAG1	BRSET		TEST FLAG FOR INDEX 1
	0F1C 20FB	02 11 11101	BRA	TFLAG1	
	0F1E B61C	INDEX1	LDA	CAHR2	STORE COUNT
72	0F20 B750		STA	BCNTH	
73	0F22 B61D		LDA	CALR2	
74	0F24 B751		STA	BCNTL	
75	0F26 4F		CLRA		DELAY TO AVOID RETRIGGER ON SAME INDEX
76	0F27 4A	DEC1	DECA		
77	0F28 26FD		BNE	DEC1	
	0F2A B613		LDA	TSR	CLEAR FLAG AND WAIT
	0F2C B61C		LDA	CAHR2	FOR INDEX2
	0F2E B61D	00 557	LDA	CALR2	
	0F30 0813	02 TFLAG2	BRSET	4,TSR,INDEX2	
	0F33 20FB 0F35 B61C	INDEX2	BRA LDA	TFLAG2 CAHR2	STORE SECOND COUNT
	0F37 B752	INDEXZ	STA	ECNTH	STORE SECOND COUNT
	0F37 B732		LDA	CALR2	
	0F3B B753		STA	ECNTL	
	0F3D B652		LDA	ECNTH	CALCULATE PERIOD
88	0F3F B050		SUB	BCNTH	THEN
89	0F41 B754		STA	PERIOD	STORE.
90	0F43 B657		LDA	DELTAN	GET PREVIOUS ERROR AND
91	0F45 B758		STA	DELTAO	STORE IT.
92	0F47 B656		LDA	DESPRD	LOAD DESIRED PERIOD, SUBTRACT ACTUAL
	0F49 B054		SUB	PERIOD	TO FORM DELTAN.
	0F4B 2529		BLO	INCSPD	GO TO INCREMENTING PLM
	0F4D 48		LSLA	DDI #111	MULTIPLY ERROR BY 2.
	0F4E B757		STA	DELTAN	OR FALL THRU TO DECREMENTING HERE.
	0F50 B658 0F52 B057		LDA	DELTAO	FORM RATE OF CHANGE
	0F54 B759		SUB STA	DELTAN DELTADC	OR ERROR AND STORE.
	0F56 B657		LDA	DELTAN	GET CURRENT ERROR
	0F58 B059		SUB	DELTADC	AND APPLY DE/DT CORRECTION
	0F5A B759		STA	DELTADC	THEN STORE.
	0F5C B655		LDA	PLMTMP	GET CURRENT PLM
	OF5E B057		SUB	DELTAN	AND APPLY CORRECTION.
105	0560 2208		BHI	ADJDN	BRANCH TO DECREMENT IF RESULT POSITIVE
106	0F62 A610	PLMMIN	LDA	#\$10	OTHERWISE IN LOW SATURATION SO



AN1120/D MC68HC05B6 Servo Loop Motor Control Example

107 OF64 B70A		STA	PLMA	KEEP PLM AT MINIMUM.
108 0F66 B755		STA	PLMTMP	
109 0F68 2023		BRA	DONE	
110 OF6A A110	ADJDN	CMP	#\$10	SEE IF PLM AT MINIMUM
111 0F6C 2202		BHI	DECSPD	
112 OF6E 20F2		BRA	PLMMIN	
113 OF70 B70A	DECSPD	STA	PLMA	DECREMENT PLMA
114 OF72 B755		STA	PLMTMP	UPDATE PLMA TEMPORARY LOCATION
115 0F74 2107		BRA	DONE	
116 OF76 48	INCSPD	LSLA		MULTIPLY ERROR BY 2
117 OF77 B757		STA	DELTAN	INCREMENT WITH SATURATION
118 OF79 B658		LDA	DELTAO	FORM RATE OF CHANGE
119 OF7B B057		SUB	DELTAN	OF ERROR.
120 0F7D BB57		ADD	DELTAN	NOW ADD IT TO CURRENT DELTA
121 OF7F B759		STA	DELTADC	TO FORM RATE OF CHANGE COMPENSATED ERROR.
122 0F81 B655		LDA	PLMTMP	GET CURRENT PLM
123 OF83 B059		SUB	DELTADC	AND APPLY CORRECTION.
124 OF85 2502		BL0	ADJUP	
125 0F87 2004		BRA	DONE	IN SATURATION OR CORRECTION EQUALS 0
126 OF89 B70A	ADJUP	STA	PLMA	~
127 OF8B B755		STA	PLMTMP	
128 0F8D 80	DONE	RTI		RETURN TO WAIT
129				
130				
131 1FF0		ORG	\$1FF0	SET VECTORS
132 1FF0 0F00		FDB	BEGIN	R
133 1FF2 0F00		FDB	BEGIN	SCI
134 1FF4 0F00		FDB	BEGIN	TOV
135 1FF6 0F00		FDB	BEGIN	TOC
136 1FF8 0F13		FDB	RPM	TIC
137 1FFA 0F00		FDB	BEGIN	IRQ
138 1FFC 0F00		FDB	BEGIN	SWI
139 1FFE 0F00		FDB	BEGIN	RES
140 2000		END	DEGIN	
110 2000		2112		
Symbol Table:				
G 1 1 17	1	5 C "		a
Symbol Name	Value	Def. #	Line Number	Cross Reference
7 CNITHID	0017	+00026		
ACNTHR	001A	*00036 *00037		
ACNTLR	001B 0F6A	*00037	00105	
ADJDN		*00110	00105	
ADJUP	0F89		00124	
BCNTH	0050	*00043	00072 00088	
BCNTL	0051	*00044	00074	00124 00125 00125 00120 00120
BEGIN	0F00	*00056	00132 00133	00134 00135 00137 00138 00139
CAHR1	0014	*00030	00061 0006	00061 00060 00000
CAHR2	001C	*0038	00001 00067	00071 00079 00083
CALR1	0015	*00031	00060 00060	00073 00000 00005
CALR2	001D	*00039	00062 00068	00073 00080 00085
CNTHR	0018	*00034		
CNTLR	0019	*00035		
COHR1	0016	*00032		
COLR1	0017	*00033	00055	
DEC1	0F27	*00076	00077	



## AN1120/D

Symbol Name	Value	Def. #	Line Number Cross Reference
DECSPD	0F70	*00113	00111
DELTADC	0059	*00052	00099 00101 00102 00121 00123
DELTAN	0057	*00050	00090 00096 00098 00100 00104 00117 00119 00120
DELTAO	0058	*00051	00091 00097 00118
DESPRD	0056	*00049	00092
DONE	0F8D	*00128	00109 00115 00125
ECNTH	0052	*00045	00084 00087
ECNTL	0053	*00046	00086
INCSPD	0F76	*00116	00094
INDEX1	OF1E	*00071	00069
INDEX2	0F35	*00083	00081
KEYS	0F08	*00060	
MISC	000C	*00024	00057
PADDR	0004	*00016	
PADR	0000	*00012	
PBDDR	0005	*00017	
PBDR	0001	*00013	
PCDDR	0006	*00018	
PCDR	0002	*00014	
PDIDR	0003	*00015	
PERIOD	0054	*00047	00089 00093
PLMA	000A	*00022	00059 00107 00113 00126
PLMB	000B	*00023	
PLMMIN	0F62	*00106	00112
PLMTMP	0055	*00048	00058 00103 00108 00114 00122 00127
RPM	0F13	*00066	00136
TCR	0012	*00028	00063
TFLAG1	0F19	*00069	00070
TFLAG2	0F30	*00081	00082
TSR	0013	*00029	00060 00066 00069 00078 00081
WAIT	0F11	*00065	00065
	Errors:	None	
	Labels:	47	
Last Program	Address:	\$1FFF	
Last Storage		\$FFFF	
Droar	am Brrta:	ዕበበልፑ 1	5.0

\$009E 158 Program Byte: Storage Byte: \$0020 32





AN1120/D MC68HC05B6 Servo Loop Motor Control Example



AN1120/D





AN1120/D MC68HC05B6 Servo Loop Motor Control Example



#### How to Reach Us:

### Home Page:

www.freescale.com

#### E-mail

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

