

Freescale Semiconductor

Application Note

Document Number: AN2711

Rev. 1, 10/2005

Flash Architectures for i.MX Applications Processors

by: Florent Auger

1 Abstract

The purpose of this document is to briefly describe the differences of Flash memory available on the market and to discuss the specific design considerations when determining their use in the i.MX family of application processors.

This document applies to the following i.MX devices, collectively called i.MX throughout, unless specifically identified:

- MC9328MX1
- MC9328MXL
- MC9328MXS
- MC9328MX21

1.1 Flash Memory Comparisons

Primarily, there are two types of technology for Flash memory, NOR and NAND Flash. The technologies differ by the type of logic gate used in the storage cell. A hybrid memory based on the NAND technology is the DiskOnChip[®] (DoC). The differences among these technologies are as follows:

Contents

1	Abstract	1
	Recommended Architectures for i.MX1/L Processors	4
3	Recommended Architectures for i.MX21	
	Processors	5
4	Conclusion – Summary	6







Abstract

NOR Flash:

- Non-volatile memory based on NOR cells
- Larger cells compared to NAND cells, therefore a larger chip for the same density
- Large die size with parallel access, thus fast and reliable, although a higher cost memory
- Data correction not required
- Bootable and XIP (eXecute In Place)
- Primary manufacturers: Intel, AMD

Table 1. NOR Flash Attributes

256 Mbytes Sync R: 66 MHz Op (sync. R): 20 mA Blk erase: 200 ms Erase: 25 mA Word prg: 2–4 μs Prog: 35 mA Stdby: 50 μA
--

Note: This document will focus primarily on burst NOR Flash which is the most commonly used flash memory.

NAND Flash:

- Non-volatile memory based on NAND cells
- Cells are small compared to NOR, thus a smaller chip
- Small die size with serial access, thus slow and unreliable although a lower cost memory
- Need ECC (Error Correction Code) to make reliable data storage.
- Block read memory and therefore cannot be used for XIP
- Non-bootable without a capable controller, and no ability for code execution
- Primary manufacturers: Samsung, Toshiba

NOTE

There is not a NAND Flash controller in i.MX processors.

1.2 NAND Flash Sub-Types

Two sub-types of NAND Flash are available for different uses, they are Single Layer Cell (SLC) and Multi Layer Cell (MLC) Flash. A variation of the MLC Flash, is the DiskOnChip (DoC). The SLC, MLC, and DoC are discussed in the following sections.

1.2.1 Single Layer Cell NAND Flash (SLC):

Single Layer Cell NAND Flash memory uses a single layer cell structure. This memory is the more common NAND Flash and corresponds to the generic definition given above. Primarily available from Samsung and Toshiba.



Table 2. NAND SLC Flash Attributes

Rand R: 10-25 µs	Op (serial. R): 10 mA	\$3.50
Serial R: 50 ns	Erase: 10 mA	
Blk erase: 2 ms	Prog: 10 mA	
Page prg: 200 µs	Stdby: 50 µA	
	Serial R: 50 ns Blk erase: 2 ms	Serial R: 50 ns Erase: 10 mA Blk erase: 2 ms Prog: 10 mA

1.2.2 Multi Layer Cell NAND Flash (MLC):

Multi Layer Cell NAND Flash memory uses a multi layer cell structure. MLC designs allow increased storage capacity on the same die size as compared to an SLC NAND (usually double density). MLC memory typically is the least reliable and has the least speed performance.

NOTE

The i.MX21 processor's NAND Flash controller does not support MLC Flash.

Table 3. NAND with MLC Flash Attributes

NAND-Flash MLC (256 Mbytes)	Rand R: 25 µs Serial R: 50 ns Blk erase: 10 ms Page prg: 1 ms	Op (serial. R): 30 mA Erase: 30 mA Prog: 30 mA Stdby: 50 μA	\$2.8
--------------------------------	--	--	-------

1.2.3 DiskOnChip NAND Flash (DoC):

DoC is an MLC-NAND Flash memory that uses an SRAM interface with its own Flash controller with error correction. Other features include DMA request capability and an internal RAM for use as cache to increase transfer speed and to make it bootable. DoC does not have XIP capability. M-Systems is the only manufacturer of this type of memory.

Table 4. DoC Flash Attributes

DiskOnChip P3-G3 (256 Mbytes)	Rand R: N/A Serial R (N): 55 ns	Op (rand. R): N/A Op (serial. R): 25 mA Erase: 25 mA	\$4.20
	Serial R (T): 33 ns Serial R (MB): 25 ns Blk erase: 2.5 ms	Prog: 25 mA Stdby: 10 μA	
	Page prg: 300 μs		

DiskOnChip summary:

- Cost: DoC G3 die is almost half the size of a SLC NAND, thus results in less PCB space.
- Reliability: DoC G3 has the same level of reliability as NOR Flash.
- Performance: the access time for DoC is half the access time of NAND Flash.
- This translates to rates of up to 80 Mbytes/sec MultiBurst Read rate and up to 4 Mbytes/sec Sustained Read. It enables extremely fast boot for large open OS such as Microsoft and Symbian. It also means fast performance for linear files such as all multimedia files. Currently measured on an i.MX1 system at 14.5 Mbytes/sec.
- TrueFFS[®] (Flash File System) specific drivers.



1.3 Summary Table

Table 5. Flash Memory Summary Table

	NOR	DoC	NAND
Reliability	HIGH	HIGH	LOW (without ECC)
Cost	HIGH	MED	LOW
Capacities Available	LOW	HIGH	HIGH
Write Performance	VERY LOW	HIGH	MED
Read Performance	VERY HIGH	HIGH	MED
Ease of integration	HIGH	HIGH	LOW
Boot Capability	YES	YES	YES (i.MX21 only)
XIP Capability	YES	NO	NO

Note: The NAND Flash controller of the i.MX21 provides a high level of ease of integration.

2 Recommended Architectures for i.MX Processors

The first consideration for i.MX processors is that they do not contain a NAND Flash controller. As we discussed previously, this means that the i.MX processors cannot connect to NAND Flash memory. Therefore, only systems based on NOR or DoC are considered for use.

2.1 NOR Flash + RAM

The first recommended memory architecture for use in the i.MX processor is a NOR Flash associated to a RAM memory. The code and data are stored into the Flash where the code is executed. The RAM is only used for volatile data (variables, buffers, and so on), and not for code execution therefore it will be as small as possible. For cost effectiveness, a SRAM or PSRAM is recommended when fewer bytes are required and a SDRAM is recommended when larger bytes are required.

As the cost-per-byte ratio for a NOR Flash is high, that assumes the amount of user's data will be as small as possible. Typically, applications for such architecture must not target devices with high requirements of embedded user data—such as, payment terminals, card readers, security devices, and so on.

In multimedia applications, consideration must be given to the addition of an external memory device for mass storage—such as, Multimedia card, Secure Digital card, Compact Flash, and even a PCMCIA hard drive.

Typical memory requirements depend on whether an OS is required:

- NOR Flash contains between 2 Mbytes to 32 Mbytes
- RAM contains between minimal Kbytes to 16–32 Mbytes

If the design targets applications such as, USB key MP3 player, with a large requirement for mass storage, this solution is not cost effective and therefore is not appropriate.



If the design targets applications that require Flash memory sizes above 32 Mbytes, it is strongly recommended to use a NAND Flash memory. A solution is the DoC, as its bootable SRAM interface and NAND Flash is compatible with any of the i.MX processors.

As this is the most powerful architecture, it can be designed for use in high performance systems, even with mass storage, however cost will not be considered as an issue.

TARGETED SYSTEMS: Payment terminals, card readers, security devices, multimedia memory card readers, and so on.

2.2 DiskOnChip Flash + SDRAM

In applications where an extremely large amount of data space is required, the DiskOnChip is the best solution in terms of cost. Advantages are the die size compared to the density that reduces the price per bytes (commonly used in DiskOnKey[®]).

NAND memory does not allow executing code in place, therefore an SRAM design is cost prohibitive if the code is large because a complete copy of the code is required in a RAM.

The typical solution is then a DoC (32 Mbytes to 256 Mbytes) + SDRAM (at least 16 Mbytes for most of the OS).

It is possible to use a small SRAM for a small amounts of code, for example if only used for an MP3 player.

TARGETED SYSTEMS: Multimedia-entertainments devices, PDAs, features phones, or even smartphones, and so on.

3 Recommended Architectures for i.MX21 Processors

3.1 NOR Flash + RAM

Please refer to Section 2.1, "NOR Flash + RAM" on page 4.

3.2 DiskOnChip Flash + SDRAM

Please refer to Section 2.2, "DiskOnChip Flash + SDRAM" on page 5.

This is a possible solution for a design, however with the i.MX21 processor consideration must be given to the NAND Flash controller. From a cost perspective, the DoC is more expensive than a NAND Flash because of the controller attached to the MCL NAND of a DoC.

For applications requiring more than 64 Mbytes, DoC is competitive and design decisions depend on the customer's requirements. NAND Flash technology with the appropriate controller is still in its infancy and anticipated to be improved over the next few years.



Conclusion - Summary

3.3 NAND Flash + SDRAM

In applications where an extremely large amount of data space is required, the NAND Flash is recommended for the i.MX21 processor which is able to manage this type of memory. Advantages are the die size compared to the density that reduces the price per bytes.

NAND flash memory does not allow executing code in place, therefore an SRAM design is cost prohibitive if the code is large because a complete copy of the code is required in a RAM.

The typical solution is therefore a NAND Flash (32 Mbytes to 256 Mbytes) + SDRAM (at least 16 Mbytes for most of the OS).

It is possible to use a small SRAM for a small amounts of code, for example if only used for an MP3 player.

TARGETED SYSTEMS: Most systems as the cost is the lowest possible, however, primarily used for multimedia-entertainments devices, PDAs, features phones, smartphones, and so on.

4 Conclusion – Summary

From a performance perspective, i.MX solutions based on NOR Flash are better. From a cost perspective, NAND or DoC based architectures are recommended. Table 6 provides a summary of the Flash architecture recommendations.

	COST EFFECTIVE	PERFORMANCE	MASS STORAGE	CODE ONLY
NOR	Х	XXXX	PDA, smartphones, and so on	Card readers, payment terminals, security,
DoC	XXX	XX	Multimedia, entertainment applications	Card readers, payment terminals, security, (i.MX)
NAND (i.MX21 only)	XXXX	XX	Multimedia, entertainment applications	Card readers, payment terminals, security, (i.MX21)

Table 6. i.MX Flash Architecture Recommendations



NOTES



How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM and the ARM Powered Logo are registered trademarks of ARM Limited. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.



Document Number: AN2711 Rev. 1 10/2005