# MC33907\_08 safe system basis chip hardware design and product guidelines

# 1 Introduction

This application note provides design guidelines for integrating the MC33907\_08 system basis chip (SBC) into automotive and industrial electronic systems. It shows how to optimize PCB layout and gives recommendations regarding external components.

To minimize the EMC impact from embedded DC/DC converters, pay attention to PCB component routing when designing with the MC33907\_08.

# 2 Overview

The MC33907 and MC33908 are multi-output power supply integrated circuits dedicated to the automotive market. The MC33907\_08 simplifies system implementation by providing ISO 26262 system solutions, documentation, and an optimized MCU interface, enabling customers to minimize the cost and complexity of their designs. The MC33907\_08's integral EMC and ESD protection also facilitates less complex system designs with increased functional reliability.

NXP analog ICs are manufactured using the SMARTMOS process, a combinational BiCMOS manufacturing flow integrating precision analog, power functions, and dense CMOS logic together on a single cost-effective die.

This application note applies to all MC33907\_08 part numbers. Exceptions are specifically indicated.

1 Introduction	. 1
2 Overview	. 1
2.1 Typical block diagram	. 2
2.2 Voltage regulators	. 3
2.3 Built-in CAN transceiver	. 4
2.4 Built-in LIN transceiver	. 4
2.5 Analog multiplexer	. 4
2.6 Configurable I/Os	. 4
2.7 Safety outputs	. 4
2.8 Fail-safe machine	ંક
2.9 Low-power mode off	
2.10 Watchdog	
2.11 MCU flash programming	
2 12 Simplified internal power tree	ė
3 Known device behaviors	
3.1 Unevpected current limitation report after start up	1
Application schematic	
5 Optional configurations	. 9
5.1 Pre-regulator, buck or buck-boost configuration	. 9
5.2 VCCA, current capability	10
5.3 VAUX	10
5.4 IO_0 ignition connection	11
5.5 IO_1 FB_CORE monitoring	11
5.6 IO_2 and IO_3, FCCU monitoring	11
6 MC33907_08 external components	12
6.1 MC33907 08 power supply	12
6.2 MC33907 08 VPRE pre-regulator	13
6.3 MC33907 08 VCORE supply regulator	18
6.4 MC33907 08 linear regulators, VCCA and VAUX	21
6.5 CAN 5V	25
6.6 Reset and fail-safe output, RSTB and FS0B	25
6.7 MC33907 08 debug pin	26
6.8 MC33907_08 fail-safe start-up sequence	27
7 MC33907 08 extended use cases.	28
7 1 VSENSE accuracy	28
7.2 Wake-up by IO	28
7.3 MC33907 attach to Infineon Aurix MCU	29
7.4 MC34FS6407 08 derivatives from MC33907 08	29
8 PCB layout recommendations	31
8.1 Ground connections	31
8 2 Routing external components	32
9 ISO nulses	34
0.1 Deference decumente	20
9.1 Reference documents	20
0.3 ISO pulse schematic	20
	30
0.5 Results	10
0.6 Failing criteria	40
10 Dhysical layers cortifications	40
	42
10.1 Reference documents	42
	42
11 References.	45
12 Revision history	46
13 Legal information	47



### 2.1 Typical block diagram



Figure 1. MC33907\_08 block diagram

### 2.1.1 Key features

- Flexible DC/DC buck pre-regulator with optional boost to fit with LV124
- Efficient dual DC/DC converter topology
- Multiple supplies up to 1.5 A
- Ultra low-voltage operation down to 2.7 V
- · Scalable family of products supporting a wide range of MCU and power segmentation architectures
- · Analog multiplexer and battery sensing
- + Low-power mode 32  $\mu\text{A}$
- · Multiple wake-up sources in low-power mode: CAN, LIN, IOs
- Secured SPI interface
- Robust high-speed CAN and LIN physical layers with superior EMI/ESD performance
- · Independent fail-safe state machine monitoring safety critical parameters and supporting functional safety standards
- Fit for ASIL D safety requirements

### 2.1.2 Typical applications (automotive and industrial)

- · Electrical power steering, engine/battery management
- Active suspension, gear box, transmission
- EV, HEV, inverter, ADAS
- Automation (PLC, robotics), medical (infusion pump, and stairs)
- Building control (lift), transportation (military, mobile machine)

### 2.2 Voltage regulators

### 2.2.1 V<sub>PRE</sub> voltage pre-regulator (SMPS)

 $V_{PRE}$  is a flexible switched-mode power supply working in PWM at a fixed 440 kHz frequency.  $V_{PRE}$  is a current mode controlled SMPS, with a fully integrated compensation network.  $V_{PRE}$  can be configured in two topologies: non-inverting buck-boost or standard buck configuration. The output voltage is regulated at 6.5 V with 2.0 A current capability.  $V_{PRE}$  keeps power dissipation down and eliminates the need for bulky heat sinks compared to linear regulators for a wide input supply range from 2.7 V to 40 V.

### 2.2.2 V<sub>CORE</sub> voltage regulator (SMPS)

 $V_{CORE}$  is a step-down switched-mode converter working in PWM at a fixed 2.4 MHz frequency.  $V_{CORE}$  is a voltage mode controlled SMPS, with an external compensation network. The output voltage can be configured from a 1.2 V to 3.3 V range, with an external resistor bridge (a maximum of 1% accuracy resistors are recommended) connected between  $V_{CORE}$  and the FB\_CORE pin. The  $V_{CORE}$  output voltage accuracy is ±2.0% with a 0.8 A current capability for the MC33907 and 1.5 A for the MC33908.

### 2.2.3 V<sub>CCA</sub> voltage regulator (LDO)

 $V_{CCA}$  is a linear voltage regulator mainly dedicated to supplying the MCU I/Os, especially the ADC reference voltage. The output voltage is selectable at 5.0 V or 3.3 V due to the resistor value connected to the SELECT pin. The  $V_{CCA}$  output voltage accuracy is ±1.0% for a 5.0 V configuration and ±1.5% for a 3.3 V configuration, with an output current capability of 100 mA. An external PNP transistor can be used to boost the current capability up to 300 mA with a ±3.0% output voltage accuracy.

### 2.2.4 V<sub>AUX</sub> voltage regulator (LDO)

 $V_{AUX}$  is an auxiliary voltage regulator mainly dedicated to suppling additional devices in the ECU, additional MCU I/Os, or sensors outside the ECU. The external PNP is mandatory.  $V_{AUX}$  is protected against short to battery for up to 40 V. The output voltage is selectable at 5.0 V or 3.3 V due to the resistor value connected to the SELECT pin.  $V_{AUX}$  output voltage accuracy is ±3.0% with an output current capability of 300 mA.  $V_{AUX}$  can be configured as a tracker of  $V_{CCA}$  with a ±15 mV accuracy, when  $V_{AUX}$  is supplying a sensor and  $V_{CCA}$  the reference of the ADC, converting the sensor data to do ratio metric conversions.

If V<sub>AUX</sub> is shorted to GND or the battery during the automatic built in self test (ABIST), either an undervoltage or an overvoltage condition is detected and the test fails. A failed ABIST inhibits the release of the RSTB pin. After eight seconds, the device goes to deep fail-safe state.

### 2.2.5 CAN\_5V voltage regulator

CAN\_5V is a linear voltage regulator dedicated to the embedded HSCAN interface. If the internal CAN transceiver is not used in the application, the CAN\_5V regulator can be used to supply an external standalone CAN or FlexRay transceiver.

### 2.2.6 Regulators restart condition after LPOFF

Conditions:

- Regulator shutdown by the SPI before entering into LPOFF (valid for all regulators)
- Regulator shutdown by ILIM detection (valid for V<sub>AUX</sub> and V<sub>CCA</sub> with PNP, because they are shutdown after T\_ILIM to protect external PNP)

MC33907AE, MC33908AE behavior:

If the device goes to LPOFF with a regulator shutdown from the previous condition, the regulator does not restart automatically
after a wake-up from LPOFF, ABIST fails, Reset remains asserted low and the device moves to deep fail-safe state after 8.0 s.

MC33907NAE, MC33907LAE, MC33908NAE, MC33908LAE behavior:

• If the device goes to LPOFF with a regulator shutdown from the previous condition, the regulator restarts automatically after a wake-up from LPOFF, ABIST passes and reset is released.

### 2.3 Built-in CAN transceiver

Available on all MC33907\_08 part numbers, the built-in high-speed CAN interface meets the ISO11898-2 and -5 standards. Local and bus failure diagnostics, protection, and fail-safe operation modes are provided. The high speed CAN exhibits wake-up capability with a very low-current consumption. The CAN transceiver integrated inside the MC33907 and MC33908 is compliant with the various OEM EMC requirements available in automotive market (see Section 10. Physical layers certifications, page 42).

In normal mode, if the CAN transceiver is set to "Sleep / No wake-up capability" mode, TXD and RXD pins are pull up to VDDIO with resistors inside the SBC. In LPOFF mode, if the CAN transceiver is in "Sleep / No wake-up capability" mode, the TXD and RXD pins are pulled down to GND, both driver and receiver are OFF.

### 2.4 Built-in LIN transceiver

Available on MC33907LAE and MC33908LAE part numbers only, the built-in LIN interface is compatible with the LIN protocol specification 1.3, 2.0, 2.1, 2.2, and SAEJ2602-2. Local and bus failure diagnostics, protection, and fail-safe operation modes are provided. The LIN exhibits wake-up capability with a very low current consumption.

### 2.5 Analog multiplexer

The analog multiplexer allows multiplexing of the following voltages to be output from the MC33907\_08 and connected to one of the MCU ADC channels. The MCU can use the information for monitoring purposes (refer to the device datasheet for more details):

- 2.5 V internal reference voltage with a ±1.0% accuracy
- Battery sense
- Analog inputs IO\_0 and IO\_1
- Die temperature T(°C) =  $(V_{AMUX} V_{AMUX_{TP}}) / V_{AMUX_{TP}_{CO}} + 165$

A serial resistor can be added to filter the MUX\_out pin before the MCU ADC input. This resistor is not mandatory, and depends on the application need and PCB layout performances. If a resistor is added, the MUX\_out time constant is longer.

## 2.6 Configurable I/Os

The MC33907\_08 includes six multi-purpose I/Os. IO\_0/1/4/5 are global pins and can be connected outside the ECU. They are load dump proof and robust against ISO7637 pulses with a serial resistor to limit the current during the high transient pulse on the line. IO\_2/3 are local pins and must be connected inside the ECU.

### 2.7 Safety outputs

The MC33907\_08 has two safety outputs RSTB and FS0B. The RSTB pin is intended to be connected to the MCU reset pin. The FS0B pin is intended to take remedial action (i.e disable actuators) after any critical fault detection within the system fault interval time (FTTI). Both safety outputs are active low. (Refer to MC33907\_08\_8NLSMUG "Safety Manual for MC33907 and MC33908", see Section 11. References, page 45).

### 2.8 Fail-safe machine

To fulfill the safety-critical applications, a dedicated fail-safe machine (FSM) is provided. The FSM is composed of three main sub-blocks:

- Voltage supervisors
- Fail-safe output driver (FSO)
- Built-in self test (BIST)

The FSM is independent from the rest of the circuitry to avoid common cause failure. The FSM has its own voltage regulators (analog and digital), dedicated bandgap, and oscillator. This block is physically independent from the rest of the circuitry by doing dedicated layout placement and trench isolation.

### 2.9 Low-power mode off

In low-power mode off (LPOFF), all the voltage regulators are turned off. Only  $V_{PRE}$  is turned on when  $V_{SUP} < V_{SUP_UV_7}$ , for availability reasons. The MCU connected to  $V_{CORE}$  is not supplied. The MC33907\_08 configuration monitors external events to wake-up and leave the LPOFF mode. Wake-up events can be generated via the CAN interface, LIN interface or I/O inputs. A wake-up event triggers the regulators to turn on.

After wake-up from LPOFF, it is recommended to read the reset error counter and decrement it to an appropriate value by several consecutive good watchdog refreshes before a reset request by the SPI. The number of watchdog refreshes needed (N) depends on the reset error counter value (RSTB\_err\_2:0) and the WD refresh counter (WD\_refresh\_2:0) setup during INIT phase. N = RSTB\_err\_2:0 x (WD\_refresh\_2:0 + 1) to decrement the counter to "0".

### 2.10 Watchdog

The watchdog is managed by the fail-safe part of the device. Consequently the watchdog timings are derived from the fail-safe clock, running at 450 kHz, with ±10% accuracy.

### 2.11 MCU flash programming

After PCB assembly, the first time the MCU is powered, the flash memory of the MCU is empty and need to be programmed. To facilitate the programming, it is recommended to use the debug mode of the device applying the correct voltage at DEBUG pin as explained Section 6.7. MC33907\_08 debug pin, page 26. In debug mode, the CAN transceiver is in normal mode by default, ready to transmit and receive data, and the watchdog timeout is disabled by default, preventing to refresh good watchdog periodically.

For in-vehicle programming at the garage, if the debug cannot be used, the watchdog refresh can be disabled during INIT\_FS or Normal\_WD state of the fail-safe logic to allow programming without taking care of the watchdog refresh. When the programming is complete, send the device to LPOFF mode and wake-up by CAN. The MCU restarts from a power on reset and execute the new software.

### 2.12 Simplified internal power tree

Figure 2 describes a simplified internal power tree to help understand basic concept between the main and the fail-safe part of the device.





MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0

# 3 Known device behaviors

#### Table 1. Known behavior summary and workaround

Event	Behavior	Workaround	Reference
Unexpected current limitation reported after start up	I <sub>LIM_CORE</sub> flag unexpectedly reported after start up	Read diagnostic register STATUS_VREG2 twice after start up to clear the unexpected flag	Section 3.1

### 3.1 Unexpected current limitation report after start up

I<sub>LIM\_CORE</sub> flag can unexpectedly be set to "1" after start up in specific conditions, like slew rate of the power supply when power up and the load after Vcore. It is recommended to read the diagnostic register STATUS\_VREG2 twice after start up to clear the unexpected flag. In case of true current limitation detected, the flag will remained visible at the second reading.

MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0





Figure 3. Application schematic

# 5 Optional configurations

According to customer application needs, optional configurations for the MC33907\_08 are described by the following sections.

### 5.1 Pre-regulator, buck or buck-boost configuration

Two topologies are available on the MC33907\_08 for the  $V_{PRE}$  pre-regulator. The MC33907\_08 can be configured in buck only or buck-boost converter mode according to the GATE\_LS pin connection. The detection is done automatically during the startup sequence, from power on reset or after each wake-up from LPOFF.



Figure 4. Buck-boost configuration



Figure 5. Buck configuration

In buck only configuration, the external low-side MOS and the diode are removed, and the Gate\_LS pin must be connected to ground (PGND or GND).

### 5.2 V<sub>CCA</sub>, current capability

To increase the current capability from 100 mA to 300 mA on the  $V_{CCA}$  linear regulator, an external PNP transistor must be connected. Using an external PNP increases the current capability and reduces the accuracy from ±1.0% at 100 mA to ±3.0% at 300 mA.







Figure 7. V<sub>CCA</sub> current capability 100 mA, ±1.5% (3.3 V), ±1.0% (5.0 V)

When no external PNP is connected to V<sub>CCA</sub>, the VCCA\_E pin must be connected to the VPRE pin.

### 5.3 V<sub>AUX</sub>

Depending on application needs, the auxiliary regulator can be used. The following figures show the correct connections of V<sub>AUX</sub> in both cases. The external PNP is mandatory.



Figure 8. V<sub>AUX</sub> current capability 300 mA,  $\pm$ 3.0% accuracy



Figure 9. V<sub>AUX</sub> connections if not used

When V<sub>AUX</sub> is not used, the VAUX\_E and SELECT pins must be connected to the VPRE pin.

### 5.4 IO\_0 ignition connection

In automotive applications, it is recommended to connect IO\_0 to ignition to be able to recover from deep fail-safe state by a key OFF, Key ON action.

### 5.5 IO\_1 FB\_CORE monitoring

When the application targets the ISO26262 ASIL D safety level, it is recommended to monitor the  $V_{CORE}$  output voltage through IO\_1. In this case, a second resistor bridge is needed, which is a duplication of the R3/R4 external resistor bridge used to create  $V_{CORE}$  from FB\_CORE. Available on MC33907NAE, MC33907LAE, MC33908NAE, and MC33908LAE part numbers only, refer to the MC33907\_8NLSMUG safety manual for more information.

### 5.6 IO\_2 and IO\_3, FCCU monitoring

IO\_2 and IO\_3 can be configured as safety inputs to allow monitoring of the NXP microcontroller FCCU output pins FCCU\_E[0] and FCCU\_E[1].



Figure 10. IO\_2 and IO\_3 configured as safety inputs

IO\_2 should be connected to FCCU\_EF[0] and IO\_3 to FCCU\_E[1]. A pull-up resistor must be connected to IO\_3/FCCU\_E[1] and a pull-down resistor to IO\_2/FCCU\_E[0]. Bi-stable protocol only from MCU is supported. (Refer to MC33907\_8NLSMUG 'Safety Manual for MC33907 and MC33908', see Section 11. References, page 45). If not used, IO\_2 and IO\_3 can be left open or pulled down to GND.

MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0

# 6 MC33907\_08 external components

This section is based on Figure 3, and details how to select the external components. It also proposes some references and tolerances needed to ensure optimal performance of the system. All the recommended components are based on NXP use case validations.

### 6.1 MC33907\_08 power supply

Power to the MC33907\_08 is provided by the VSUP1, VSUP2, and VSUP3 supply pins. An external reverse battery protection diode must be connected between the VBAT external battery input and the capacitor input filter.

A PI filter is implemented to avoid current switching noises coming from DC/DC converters to be propagated to VBAT and VSUP3 supplies. For that reason, VSUP3 must be connected before the PI filter to deliver a clean supply to the MC33907\_08, de-correlated from the VSUP1 and VSUP2 dedicated to VPRE SMPS pre-regulator.

The total capacitor ( $C_{BAT1} + C_{BAT2}$ ) between the VBAT and VSUP pins must be greater than 44  $\mu$ F, to limit the slew rate on VSUP pins in case of a high transient. The resistor connected to VSENSE is mandatory to limit the current at the pin, in case of a high transient (positive and negative).

If the application has to sustain ISO pulses on VBAT in LPOFF mode, the connection of a an external zener diode ( $D_{IP}$ ) and a serial resistor to the ground ( $R_{IP}$ ) is needed to discharge the  $C_{BAT}$  capacitors.

If the application has to pass J2962 certification for the American automotive market, a ferrite bead (FB) on the V<sub>BAT</sub> line is recommended to pass the radiated emission test.

The MC33907\_08 power connection is shown in Figure 11.



Figure 11. Power supply connection

The PI filter has a resonance frequency at  $f_{res} = \frac{1}{2\pi \times \sqrt{LPI \cdot CPI}}$  with a filtering slope at -40 dB per decade.

The pre-regulator V<sub>PRE</sub> is the main contributor to the noise reported to V<sub>BAT</sub>. The resonance frequency of the PI filter must be f\_res < V<sub>PRE</sub> switching frequency (f\_res < F<sub>SWPRE</sub> < 440 kHz). All MC33907\_08 validations and EMC certifications have been successfully passed with  $L_{PI} = 1.0 \ \mu\text{H}$  and  $C_{PI} = 4.7 \ \mu\text{F}$ , giving a resonance frequency f\_res = 73 kHz. The resonance frequency of the PI filter can be adjusted at the application level to improve EMC performances.

Component	Value	Reference/manufacturer proposal	Ground connection
FB		MPZ1608S101ATAH0/TDK	
RP diode		$\label{eq:mbrokenergy} \begin{array}{l} \mbox{MBR5H100MFS/On Semiconductor} (I_{F}{=}5A, V_{R}{=}100V) \\ \mbox{PMEG10030ELP/NXP} (I_{F}{=}3A, V_{R}{=}100V) \\ \mbox{PMEG10020ELP/NXP} (I_{F}{=}2A, V_{R}{=}100V) \\ \mbox{PMEG10010ELR/NXP} (I_{F}{=}1A, V_{R}{=}100V) \\ \mbox{SBRS81100T3G/On Semiconductor} (I_{F}{=}2A, V_{R}{=}100V) \end{array}$	
Dip	Zener 30 V	BZX384C/NXP	
Rip	1.0 kΩ		GND
Cbat1	22 µF		GND
Cbat2	22 µF		GND
CPI1	4.7 µF	GCM32ER71H475K/Murata	GND
LPI	1.0 µH	B82472G6102M000/TDK-EPCOS	
CPI2	4.7 µF	GCM32ER71H475K/Murata	PGND
R <sub>SENSE</sub>	5.1 kΩ		
C <sub>SENSE</sub>	1.0 µF	CGA5L3X7R1H105K/Murata	GND

#### Table 2. Power supply component list

### 6.2 MC33907\_08 V<sub>PRE</sub> pre-regulator

The pre-regulator  $V_{\mbox{\scriptsize PRE}}$  delivers a 6.5 V typical output voltage.

- In buck only configuration, the Gate\_LS pin must be tied to PGND or GND.
- In buck-boost configuration, an external logic level MOSFET (N-type) must be connected to the Gate\_LS pin and an additional diode is needed, as shown in Figure 4.

The three capacitors in parallel ( $C_{OUT\_VPRE1}$ ,  $C_{OUT\_VPRE2}$ , and  $C_{OUT\_VPRE3}$ ) can be replaced by two 22  $\mu$ F in parallel, or even one 47  $\mu$ F capacitor, but with always ESR < 100 m $\Omega$ . The pre-regulator connections are shown in Figure 12.



Figure 12. V<sub>PRE</sub> connections

#### 6.2.1 V<sub>PRE</sub> main characteristics

- V<sub>SUPMAX</sub> = 40 V
- V<sub>SUPMIN</sub> = 2.7 V
- V<sub>PRE</sub> = 6.5 V
- V<sub>PRE MAXRATING</sub> = 8.0 V
- I<sub>PREMAX</sub> = 2.0 A
- $I_{\text{PREMIN}} = 0.3 \text{ A}$  (in boost mode when  $V_{\text{SUP}} < 4.0 \text{ V}$ )
- F<sub>SWPRE</sub> = 440 kHz

#### 6.2.2 L\_V<sub>PRE</sub> calculation

- Inductor current ripple: I<sub>RIP</sub> = K x I<sub>PREMAX</sub> = 0.6 A with K = 0.3 (30% of I<sub>PRE</sub>)
- Buck configuration:  $LV_{PRE} = \frac{(V_{PRE}(V_{SUPMAX} V_{PRE}))}{K \times V_{SUPMAX} \times I_{PREMAX} \times F_{SWPRE}}$
- Boost configuration:  $LV_{PRE} = \frac{(V_{SUPMIN}((V_{PRE} V_{SUPMIN})))}{K \times V_{PRE}2 \times Ipremin \times Fswpre}$
- From calculation, L\_V<sub>PRE</sub> = 20.6  $\mu$ H in buck mode and L\_V<sub>PRE</sub> = 16.6  $\mu$ H in boost mode
- From normalized value, recommended L\_V<sub>PRE</sub> = 22  $\mu$ H

Boost mode

- The current discharge slope in the inductor is  $\frac{-V_{PRE}e}{LV_{PRE}}$ . With V<sub>PRE</sub> = 6.5 V and L\_V<sub>PRE</sub> = 22 µH, I<sub>SLOPE</sub> = -300 mA/µs.
- V<sub>PRE</sub> is a current mode controlled SMPS with a –500 mA/µs internal slope compensation to avoid sub-harmonic oscillations when the duty cycle is > 50%. A minimum L\_V<sub>PRE</sub> must be chosen to maintain the current discharge slope in the inductor lower than the internal slope compensation.

Buck mode only

#### 6.2.3 L\_V<sub>PRE</sub> selection

- Must be shielded inductor
- Inductor value: 22 μH





- Buck mode only:
  - rated current:  $I_R > I_{PREMAX} > 2.0 A$
  - saturation current:  $I_{SAT} > I_R + (I_{RIP} / 2) > 2.3 A$
  - Buck/boost mode (80% efficiency considered in boost mode):
  - rated current:  $I_R > I_{SUP} > 2.7 A$
  - saturation current:  $I_{SAT} > I_{SUP} + (I_{RIP} / 2) > 3.1 A$
- Serial resistance: DCR < 100 m $\Omega$

#### 6.2.4 D\_V<sub>PRE</sub> selection:

- Schottky diode is recommended
  - lower forward voltage drop (V<sub>F</sub>) reduces power dissipation
  - lower parasitic capacitor improves EMC performance
- Reverse voltage:  $V_R \ge V_{SUPMAX} \ge 40 V$
- Average rectified forward current: I<sub>F</sub> > I<sub>PREMAX</sub> + (I<sub>RIP</sub> /2) > 2.3 A
- Power dissipation: P<sub>D</sub> = V<sub>F</sub> x I<sub>F</sub>

#### 6.2.5 LS\_BB selection:

- Must be logic level N-type MOSFET
- Low R<sub>DS(on)</sub> reduces conduction losses
- Drain source voltage: V<sub>DS</sub> > V<sub>PRE\_MAXRATING</sub> + V<sub>F(D\_BB)</sub> > ~9.0 V
- Drain current:  $I_{DS} > I_{PREMAX} + (I_{RIP}/2) > 2.3 \text{ A}$
- Gate source capacitance:  $C_{GS} = \frac{I_{BOOST}(T_{RISE})}{V_{PRE}}$ . With I<sub>BOOST</sub> = 300 mA and T<sub>RISE</sub> = 30 ns, C<sub>GS</sub> = 1.5 nF

#### 6.2.6 D\_BB selection

- Schottky diode is recommended
  - lower forward voltage drop (V<sub>F</sub>) reduces power dissipation
  - lower parasitic capacitor improves EMC performance
- Reverse voltage: V<sub>R</sub> ≥ V<sub>PRE\_MAXRATING</sub> ≥ 8.0 V
- Average rectified forward current: I<sub>F</sub> > I<sub>PREMAX</sub> + (I<sub>RIP</sub> /2) > 2.3 A
- Power dissipation:  $P_D = V_F \times I_F$

#### 6.2.7 Output capacitors

- 40  $\mu$ F ceramic capacitor(s) with low ESR << 100 m $\Omega$  is recommended
- The ESR of the output capacitor is one of the main contributor to the output voltage ripple. The ripple generated by the ESR is
  proportional to its value (ESR \* I<sub>RIP</sub>). A high ripple can disturb the regulation loop.
- Low ESR capacitors reduces the ripple, avoid instability and lower EMI.

#### 6.2.8 Snubber

In asynchronous SMPS, a freewheeling diode is used to discharge the inductor (during recirculation phase). When this diode is turned OFF (corresponding to when the MOS is turned ON), some oscillations happen due to the leakage inductance and output capacitance of the diode plus the PCB layout parasitics. An RC snubber in parallel to the diode dampens these oscillations and lowers EMI (see the damping effect of a well designed snubber in Figure 14).



Figure 14. Snubber effect

• Fring =  $\frac{1}{2\pi \times \sqrt{Lp \times Cp}}$  is the oscillation frequency where L<sub>P</sub> and C<sub>P</sub> are the parasitic inductor/capacitor mainly

depending on the diode and the PCB layout.

- A good starting point to design the snubber is to take:
- C<sub>P</sub> = diode output capacitance from diode datasheet
  - $C_{SNUB} = 5 \times C_P$
  - Calculate L<sub>P</sub> from Fring measured by oscilloscope
  - Rsnub =  $1/2 \times \sqrt{(Lp)/(Cp)}$
- Try the snubber calculated values or try the values provided for V<sub>PRE</sub> and V<sub>CORE</sub> in this application note.
- And adjust them experimentally to compensate the PCB layout parasitics.

#### 6.2.9 V<sub>PRE</sub> RC snubber

- An RC snubber in parallel to the freewheeling diode D\_V<sub>PRE</sub> is recommended to dampen the voltage ringing at the SW\_PRE pin and reduce high frequency emissions.
- C<sub>SNUB\_VPRE</sub> and R<sub>SNUB\_VPRE</sub> values must be tuned according to board and layout performance to take into account parasitic inductance/capacitance.
- The current pike in R<sub>SNUB\_VPRE</sub> at each V<sub>PRE</sub> cycle is important. R<sub>SNUB\_VPRE</sub> resistor must be at least a 1/4 W resistor type for V<sub>SUPMAX</sub> = 18 V. P(R<sub>SNUB\_VPRE</sub>) = 1/2 \* C<sub>SNUB\_VPRE</sub> \* (V<sub>P</sub><sup>2</sup> + V<sub>N</sub><sup>2</sup>) \* F<sub>SW</sub>, where V<sub>P</sub> and V<sub>N</sub> are the voltage levels (positive and negative) measured at the resistor R<sub>SNUB\_VPRE</sub> (see Figure 12).
- From Figure 15,  $P(R_{SNUB VPRE}) = 1/2 * 4.7 \text{ nF} * (14.7^2 + 3.6^2) * 440 \text{ kHz} = 0.237 \text{ W}.$



Figure 15. V<sub>PRE</sub> R<sub>SNUB</sub> V<sub>P</sub> and V<sub>N</sub> measurement at V<sub>SUP</sub> = 18 V (on KIT33908AEEVBE)

#### 6.2.10 Continuous mode

- V<sub>PRE</sub> must work in continuous mode (current in the inductor is always > 0) for a good stability and good EMC performances
- $V_{PRE}$  is in continuous when  $I_{PRE}$  > 180 mA (for a 22  $\mu$ H inductor)
- I<sub>PRE</sub> = I<sub>CCA</sub> + I<sub>AUX</sub> + I<sub>CAN</sub> + (I<sub>CORE</sub> \* V<sub>CORE</sub> / V<sub>PRE</sub> / V<sub>CORE\_EFF</sub>) where V<sub>CORE\_EFF</sub> is V<sub>CORE</sub> efficiency (~85% at 3.3 V and ~70% at 1.2 V)

#### 6.2.11 V<sub>SUP</sub> slow ramp up

The V<sub>PRE</sub> pre-regulator is connected to V<sub>SUP</sub>. Very slow V<sub>SUP</sub> ramp up could influence the start-up of the pre-regulator in buck mode only. During the start-up phase in buck mode only, V<sub>PRE</sub> follows V<sub>SUP</sub> when V<sub>SUP</sub> UV  $_{5}$  < V<sub>SUP</sub> < 6.5 V.

When  $V_{PRE} > V_{PRE}$ , all the regulators start (VCORE, VCCA, VAUX, and CAN\_5V) and sink current from  $V_{SUP}$ , creating a voltage drop thru the reverse battery diode and the input filter.

 $V_{PRE}$  may decrease below  $V_{PRE_UV}$ , depending on application components and layout, and may take more than 8.0 s to recover, sending the device into deep fail-safe due to reset stuck during the > 8.0 s recovery.

If the application must start with a very slow  $V_{SUP}$  ramp up down to 0.5 V/min, it is recommended to implement the boost mode of the pre-regulator  $V_{PRE}$ .  $V_{PRE}$  starts in boost mode when  $V_{SUP} > V_{SUP}$  uv 5 and gives more room for  $V_{PRE}$  uv when the regulators starts.

#### 6.2.12 Component list proposal

#### Table 3. V<sub>PRE</sub> supply component list

Component	Value	Reference/manufacturer proposal	Ground connection
C <sub>SNUB_VPRE</sub>	2.2 nF		
R <sub>SNUB_VPRE</sub>	8.0 Ω		PGND
C <sub>BOOT_PRE</sub>	100 nF		
D_V <sub>PRE</sub>		- MBRS340T3/ON Semiconductor ( $I_F$ = 3.0 A, $V_R$ = 40 V) - SS24T3G/On Semiconductor ( $I_F$ = 2.0 A, $V_R$ = 40 V) - PMEG4030EP/NXP ( $I_F$ = 3.0 A, $V_R$ = 40 V) - PMEG4020EP/NXP ( $I_F$ = 2.0 A, $V_R$ = 40 V)	PGND
L_V <sub>PRE</sub>	22 μH	- B82479G1223M/TDK-EPCOS ( $I_R$ = 3.1 A, $I_{SAT}$ = 6.0 A) - B82464G4223M/TDK-EPCOS ( $I_R$ = 2.25 A, $I_{SAT}$ = 2.5 A) - MSS1278-223MLB/COILCRAFT ( $I_R$ = 4.0 A, $I_{SAT}$ = 6.0 A)	(1)
LS_BB		- BUK9832-55A/NXP - BUK9M26-60E/NXP	PGND
D_BB		$\begin{array}{l} - \mbox{ MBRS340T3/ON Semiconductor } (I_F = 3.0 \mbox{ A}, V_R = 40 \mbox{ V}) \\ - \mbox{ SS24T3G/On Semiconductor } (I_F = 2.0 \mbox{ A}, V_R = 40 \mbox{ V}) \\ - \mbox{ PMEG4030EP/NXP } (I_F = 3.0 \mbox{ A}, V_R = 40 \mbox{ V}) \\ - \mbox{ PMEG4020EP/NXP } (I_F = 2.0 \mbox{ A}, V_R = 40 \mbox{ V}) \end{array}$	
C <sub>OUT_VPRE1</sub>	10 μF	Ceramic capacitor ESR < 100 mΩ CGA6M3X7R1C106K/TDK	PGND
C <sub>OUT_VPRE2</sub>	10 μF	Ceramic capacitor ESR < 100 mΩ CGA6M3X7R1C106K/TDK	PGND
C <sub>OUT_VPRE3</sub>	10 μF	Ceramic capacitor ESR < 100 mΩ CGA6M3X7R1C106K/TDK	PGND
C <sub>OUT_VPRE4</sub>	10 μF	Ceramic capacitor ESR < 10 m $\Omega$ CGA6M3X7R1C106K/TDK	PGND

Notes:

1. B82464G4223M is limited to V<sub>PRE</sub> configured in buck only mode.

### 6.3 MC33907\_08 V<sub>CORE</sub> supply regulator

The core supply regulator is configurable from 1.2 V to 3.3 V range and adjustable around these voltages with an external resistor bridge (R3 and R4). An external compensation network made of R1, C1, R2, and C2 is connected between VCORE\_SNS, FB\_CORE, and COMP\_CORE to ensure a good stability of the closed loop. The core supply connections are shown in Figure 16.



Figure 16. V<sub>CORE</sub> connections

#### 6.3.1 V<sub>CORE</sub> main characteristics

- V<sub>PREMAX</sub> = 7.0 V
- V<sub>PRE MAXRATING</sub> = 8.0 V
- V<sub>COREMAX</sub> = 3.3 V
- I<sub>COREMAX</sub> = 1.5 A for MC33908, I<sub>COREMAX</sub> = 0.8 A for MC33907
- F<sub>SWCORE</sub> = 2.4 MHz

#### 6.3.2 L\_V<sub>CORE</sub> calculation

• Inductor current ripple:  $I_{RIP} = K \times I_{COREMAX} = 0.45 \text{ A with } K = 0.3 (30\% \text{ of } I_{CORE})$ 

• Buck configuration: 
$$LV_{CORE} = \frac{V_{CORE}(V_{PREMAX} - V_{CORE})}{K \times V_{PREMAX}(I_{COREMAX}(F_{SWCORE}))}$$

- From calculation, for V<sub>CORE</sub> = 3.3 V/1.5 A, L\_V<sub>CORE</sub> = 1.62  $\mu$ H
- From normalized value, recommended  $L_V_{CORE}$  = 2.2  $\mu$ H

#### 6.3.3 L\_V<sub>CORE</sub> selection

- Must be shielded inductor
- Inductor value: 2.2 μH
- Rated current: I<sub>R</sub> > I<sub>COREMAX</sub> > 1.5 A
- Saturation current: I<sub>SAT</sub> > I<sub>R</sub> + (I<sub>RIP</sub> /2) > 1.73 A
- Serial resistance: DCR < 50 m $\Omega$

#### 6.3.4 D\_V<sub>CORE</sub> selection

- Schottky diode is recommended
  - lower forward voltage drop (V<sub>F</sub>) reduces power dissipation
  - lower parasitic capacitor improves EMC performance
- Reverse voltage:  $V_R \ge V_{PRE\_MAXRATING} \ge 8.0 V$
- Average rectified forward current: I<sub>F</sub> > I<sub>COREMAX</sub> + (I<sub>RIP</sub> /2) > 1.73 A
- Power dissipation: P<sub>D</sub> = V<sub>F</sub> x I<sub>F</sub>

#### 6.3.5 Output capacitors

- 20  $\mu$ F ceramic capacitor(s) with low ESR << 100 m $\Omega$  is recommended for the MC33907.
- 40 μF ceramic capacitor(s) with low ESR << 100 mΩ is recommended for the MC33908.
- The ESR of the output capacitor is one of the main contributor to the output voltage ripple. The ripple generated by the ESR is
  proportional to its value (ESR \* I<sub>RIP</sub>). A high ripple can disturb the regulation loop.
- Low ESR capacitors reduces the ripple, avoid instability and lower EMI.

#### 6.3.6 V<sub>CORE</sub> RC snubber

- An RC snubber in parallel to the freewheeling diode D\_V<sub>CORE</sub> is recommended to dampen the voltage ringing at SW\_CORE pin and reduce high frequency emissions.
- C<sub>SNUB\_VCORE</sub> and R<sub>SNUB\_VCORE</sub> values must be tuned according to board and layout performance to take parasitic inductance/capacitance into account.
- The current pike in  $R_{SNUB_VCORE}$  at each  $V_{CORE}$  cycle is important. The  $R_{SNUB_VCORE}$  resistor type must be at least 1/4 W.  $P(R_{SNUB_VCORE}) = 1/2 * C_{SNUB_VCORE} * (V_P^2 + V_N^2) * F_{SW}$  where  $V_P$  and  $V_N$  are the voltage levels (positive and negative) measured at the resistor  $R_{SNUB_VCORE}$  (see Figure 16).



Figure 17.  $V_{CORE} R_{SNUB} V_P$  and  $V_N$  measurement (on KIT33908AEEVBE)

From Figure 17, P(R<sub>SNUB VPRE</sub>) = 1/2 \* 4.7 nF \* (5.4<sup>2</sup> + 3.12<sup>2</sup>) \* 2.4 MHz = 0.219 W.

#### 6.3.7 Continuous mode

- V<sub>CORE</sub> must work in continuous mode (current in the inductor always > 0) for a good stability and good EMC performances
- For  $V_{CORE} = 3.3 \text{ V}$  configuration,  $V_{CORE}$  is in continuous when  $I_{CORE} > 160 \text{ mA}$  (for a 2.2  $\mu$ H inductor)
- For  $V_{CORE} = 1.2 \text{ V}$  configuration,  $V_{CORE}$  is in continuous when  $I_{CORE} > 120 \text{ mA}$  (for a 2.2  $\mu$ H inductor)

#### 6.3.8 Compensation network

V<sub>CORE</sub> is a voltage mode buck converter with two poles and needs a compensation network creating a large phase boost. Such amplifier circuit is called "type 3 amplifier compensation". It gives a very good transient response to the circuit.

The compensation network connection is shown Figure 18 and the "AN4661: Designing the V<sub>CORE</sub> compensation network" covers this subject in detail. In addition, a simulation tool is available to optimize IC performance for specific use cases.

The compensation network R1, C1, R2, and C2 is external to be flexible. It can be tuned to attach the MC33907\_8 to a different MCU. Only C3, which is a very small capacitor value, is internal. A simulation tool, based on Matlab model, can be provided on demand to support optimized compensation network design.

Component values for VCORE 3.3 V and 1.2 V configurations are provided in the datasheet and in the Figure 3 application schematic.



Figure 18. V<sub>CORE</sub> compensation network

#### 6.3.9 Component list proposal

Table 4.	VCORE	supply	component	list
----------	-------	--------	-----------	------

Component	Value	Reference/manufacturer proposal	Ground connection
C <sub>BOOT_CORE</sub>	220 nF	Ceramic capacitor - CGA3E3X7R1H224K080AB from TDK - or GCM188R71H224KA64D from MURATA - or equivalent	
	100 nF <sup>(2)</sup>	Ceramic capacitor - CGA2B3X7R1H104K050BB from TDK - or equivalent	
C <sub>SNUB_VCORE</sub>	2.2 nF		
R <sub>SNUB_VCORE</sub>	7.5 Ω		PGND
D_V <sub>CORE</sub>		$\begin{array}{l} - \mbox{ SS22T3G/ON Semiconductor } (I_F = 2.0 \mbox{ A}, \mbox{ V}_R = 20 \mbox{ V}) \\ - \mbox{ PMEG3020EH/NXP } (I_F = 2.0 \mbox{ A}, \mbox{ V}_R = 30 \mbox{ V}) \\ - \mbox{ PMEG3020EP/NXP } (I_F = 2.0 \mbox{ A}, \mbox{ V}_R = 30 \mbox{ V}) \\ - \mbox{ PMEG3020ER/NXP } (I_F = 2.0 \mbox{ A}, \mbox{ V}_R = 30 \mbox{ V}) \end{array}$	PGND
L_V <sub>CORE</sub>	2.2 μΗ	B82472G6222M000/TDK-EPCOS	
R3	4.32 kΩ ±1%	Configuration for V 1.23 V	
R4	8.06 kΩ ±1%	Configuration for V <sub>CORE</sub> = 1.23 V	GND
R1	200 Ω ±5%		
C1	220 pF ±10%	Current up to 800 mA	
R2	39K Ω ±5%		
C2	1.0 nF ±10%		
R3	24.9 kΩ ±1%	Configuration for V 3.3.V	
R4	8.06 kΩ ±1%	Core - 3.3 V	GND

#### Table 4. V<sub>CORE</sub> supply component list (continued)

Component	Value	Reference/manufacturer proposal	Ground connection
R1	510 Ω		
C1	680 pF	Current up to 800 mA	
R2	18 kΩ		
C2	150 pF		
C <sub>OUT1_VCORE</sub>	10 μF	Ceramic capacitor ESR < 100 m $\Omega$ GCM32ER71E106K/Murata	PGND
C <sub>OUT2_VCORE</sub>	10 μF	Ceramic capacitor ESR < 100 mΩ GCM32ER71E106K/Murata	PGND <sup>(3)</sup>
EMI C <sub>OUT_VCORE</sub>	100 nF		PGND
EMI V <sub>CORE_SNS</sub>	330 pF		GND
EMI FB_C <sub>ORE</sub>	22 pF		GND

Notes:

2. Not recommended for any application design change (new design, redesign, bill of material update).

 To improve emission performance, this output capacitor can be connected to GND, in case the V<sub>CORE</sub> emission level is measured between VCORE and GND (global GND) and not PGND.

### 6.4 MC33907\_08 linear regulators, V<sub>CCA</sub> and V<sub>AUX</sub>

The  $V_{CCA}$  and  $V_{AUX}$  regulators can deliver 3.3 V or 5.0 V independently, according to the resistor value connected on the SELECT pin. The detection of this resistor value is done during the start-up sequence and the regulators output voltage is automatically settle to their selected voltage value.

#### 6.4.1 V<sub>CCA</sub> with external PNP and V<sub>AUX</sub> used

An external PNP can be connected to VCCA to increase its current capability from 100 mA (configuration with internal PMOS) to 300 mA (configuration with external PNP). The VCCA with external PNP and VAUX connections are shown in Figure 19.



Figure 19. Linear regulator connection

#### 6.4.2 PNP selection

- V<sub>CCA</sub> PNP
  - Collector-Emitter voltage: VCE  $\geq$  V<sub>PRE MAXRATING</sub>  $\geq$  8.0 V
  - Collector-Baser voltage: VCB ≥ V<sub>PRE</sub> <sup>−</sup><sub>MAXRATING</sub> ≥ 8.0 V
  - Collector current:  $IC \ge I_{CCA \ LIM} \ge 675 \ mA$
  - Current gain: 150 < HFE < 450</li>
  - Power dissipation: Pd =  $(V_{PRE} V_{CCA}) * I_{CCA} = 1.0 \text{ W}$  for  $V_{CCA} = 3.3 \text{ V}/300 \text{ mA}$
  - V<sub>AUX</sub> PNP
    - Collector-Emitter voltage: VCE ≥ V<sub>SUPMAX</sub> ≥ 40 V
    - Collector-Baser voltage: VCB  $\ge$  V<sub>SUPMAX</sub>  $\ge$  40 V
    - Collector current:  $IC \ge I_{AUX \ LIM} \ge 700 \text{ mA}$
    - Current gain: 100 < HFE < 450
    - Power dissipation:  $P_D = (V_{PRE} V_{AUX}) * I_{AUX} = 1.0 W$  for  $V_{AUX} = 3.3 V/300 mA$

#### 6.4.3 Reduce V<sub>AUX PNP</sub> power dissipation

When  $V_{AUX}$  is used at 3.3 V and high current, the power dissipation in the external PNP can be reduced by adding a resistance in serial with the PNP collector, as shown in Figure 20.  $R_{AUX}$  reduces the drop in  $V_{AUX}$  PNP and its power dissipation.



Figure 20. Reduce  $V_{AUX\_PNP}$  power dissipation

 $V_{AUX PNP}$  voltage drop must be > 1.5 V so  $R_{AUX}$  voltage drop must be less than  $V_{PRE} - V_{AUX} - 1.5$  V < 1.7 V.  $R_{AUX}$  must be < 4.0  $\Omega$ .

 $R_{AUX}$  value depends on  $I_{AUX}$  and  $P_{DIS\ RAUX}$  to be balanced with  $P_{DIS\ VAUX\ PNP}.$ 

- Without R<sub>AUX</sub>:
  - P<sub>DIS\_VAUX\_PNP</sub> = (V<sub>PRE</sub> V<sub>AUX</sub>) x I<sub>AUX</sub> = (6.5 V 3.3 V) x 0.4 A = 1.3 W
- With R<sub>AUX</sub> = 3.0 Ω:
  - $P_{\text{DIS}_{\text{MA}}x} = (V_{\text{PRE}} V_{\text{AUX}} (R_{\text{AUX}} \times I_{\text{AUX}})) \times I_{\text{AUX}} = (6.5 \text{ V} 3.3 \text{ V} (3 \times 0.4)) \times 0.4 \text{ A} = 0.8 \text{ W}$
  - P<sub>DIS RAUX</sub> = R<sub>AUX</sub> x I<sub>AUX</sub><sup>2</sup> = 0.5 W

#### 6.4.4 V<sub>AUX</sub> supplying a sensor

When  $V_{AUX}$  is used to supply a sensor outside the ECU, this regulator can be shorted to GND or shorted to battery at start-up, in case of a sensor failure. During the start-up phase of the MC33907\_08, a  $V_{AUX\_UV}$  or  $V_{AUX\_OV}$  is detected during the ABIST verification and the device does not release its RSTB pin, preventing the MCU to start and diagnose the failure. If the failure is permanent, the MC33907\_08 moves to deep fail-safe state after 8.0 s and shuts down all the regulators, awaiting for IO\_0 transition to recover.

To avoid this behavior, a switch controlled by the MCU can be inserted between  $V_{AUX}$  regulator and the sensor input supply. This switch isolates  $V_{AUX}$  from the sensor, allowing the MC33907\_08 to pass the ABIST verification and release its RSTB pin, even in the case of sensor failure during the start-up phase. The MCU starts and then closes the switch M1 before starting the application.

Figure 21 illustrates a generic switch connection to isolate V<sub>AUX</sub> from the sensor input supply. Additional application specific components may be required. M1 can be replaced by a low VCEsat PNP transistor when MCU GPIO drives 3.3 V.



Figure 21. V<sub>AUX</sub> sensor supply with switch isolation

#### 6.4.5 V<sub>AUX</sub> used in tracker mode

When  $V_{AUX}$  is used to track  $V_{CCA}$ , the tracker mode is enabled when  $V_{CCA} > V_{CCA\_UV}$  and  $V_{AUX} > V_{AUX\_UV}$  and VAUX\_TRK\_EN bit = 1. The tracker mode is disabled when VAUX\_TRK\_EN bit = 0 or  $V_{AUX} < V_{AUX\_UV}$  or  $V_{CCA}$  is disable and  $V_{CCA} < V_{CCA\_UV}$ .

When  $V_{AUX}$  is used to track  $V_{CCA}$  and  $V_{PRE}$  is configured in buck mode only, it has been observed that the automatic tracker mode enable after a low  $V_{SUP}$  condition ( $V_{SUP} < V_{SUP\_UV\_L\_B} < 4.6$  V) longer than 15 ms could cause an ABIST fail and send the device into deep fail-safe due to RSTB pin stuck low during more than 8.0 s.

If the application must pass the LV124 where this low  $V_{SUP}$  condition exists (E-09 test for example), implementing the boost mode of the pre-regulator  $V_{PRE}$  or isolating  $V_{AUX}$  from the sensor, as described in the Section 6.4.4. VAUX supplying a sensor, page 22, is recommended.

### 6.4.6 Component list proposal

Component	Value	Reference/manufacturer proposal	Ground connection
V <sub>AUX_PNP</sub>		- NJT4030P/ON Semiconductor - PBSS5350Z/NXP - PHPT60603PY/NXP	
C <sub>OUT_VAUX</sub>	4.7 μF ±10%	Ceramic capacitor ESR < 100 mΩ GCM31CR71C475KA37/Murata	GND
D1		BZX84-C10/NXP	
M1		- PMOS: PMV250EPEA/NXP - PNP: PBSS5260QA/NXP	

#### Table 5. Linear regulator component List

MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0

Component	Value	Reference/manufacturer proposal	Ground connection
Q1		PBRN113ZT/NXP	GND
V <sub>CCA_PNP</sub>		- NJT4030P/ON Semiconductor - PBSS5350Z/NXP - PHPT60603PY/NXP	
C <sub>OUT_VCCA</sub>	4.7 μF ±10%	Ceramic capacitor ESR < 100 mΩ GCM31CR71C475KA37 / Murata	GND
Component	Value	V <sub>AUX</sub> /V <sub>CCA</sub> voltage configuration	
R <sub>SELECT</sub>	5.1 kΩ ±5.0%	V <sub>CCA</sub> = 3.3 V, V <sub>AUX</sub> = 3.3 V	GND
R <sub>SELECT</sub>	12 kΩ ±5.0%	V <sub>CCA</sub> = 5.0 V, V <sub>AUX</sub> = 5.0 V	GND
R <sub>SELECT</sub>	24 kΩ ±5.0%	V <sub>CCA</sub> = 3.3 V, V <sub>AUX</sub> = 5.0 V	GND
R <sub>SELECT</sub>	51 kΩ ±5.0%	V <sub>CCA</sub> = 5 V, V <sub>AUX</sub> = 3.3 V	GND
R <sub>SELECT</sub>	Open	V <sub>CCA</sub> = 3.3 V, V <sub>AUX</sub> = 3.3 V	

Table 5. Linear regulator component List (continued)

#### 6.4.7 V<sub>CCA</sub> without external PNP and V<sub>AUX</sub> not used

If  $V_{AUX}$  is not used in the application, the VAUX\_E and RSELECT pins must be connected to the VPRE pin. The VAUX\_B and VAUX pins can be left open. If  $V_{CCA}$  is used without the external PNP, the VCCA\_E pin must be connected to the VPRE pin. VCCA\_B pin can be left open. The  $V_{CCA}$  without an external PNP and  $V_{AUX}$  unused connections are shown in Figure 22.



Figure 22. VAUX not used and VCCA w/o PNP

Table	6.	RSelect	component list
-------	----	---------	----------------

Component	Value	V <sub>CCA</sub> voltage configuration	Ground connection
R <sub>SELECT</sub>	5.1 kΩ ±1.0%	V <sub>CCA</sub> = 3.3 V	GND
R <sub>SELECT</sub>	12.1 kΩ ±1.0%	V <sub>CCA</sub> = 5.0 V	GND
R <sub>SELECT</sub>	24.9 kΩ ±1.0%	V <sub>CCA</sub> = 5.0 V	GND
R <sub>SELECT</sub>	51.1 kΩ ±1.0%	V <sub>CCA</sub> = 5.0 V	GND
R <sub>SELECT</sub>	Open	V <sub>CCA</sub> = 3.3 V	

MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0

### 6.5 CAN\_5V

CAN\_5V is a regulator dedicated to the internal physical layer. An external capacitor is needed for filtering purposes, as shown in Figure 23



Figure 23. CAN\_5V connection

Table 7.	CAN	5V	component list
		-	

Component	Value	Reference/manufacturer proposal	Ground connection
C <sub>OUT_VCAN</sub>	1.0 μF	CGA4J2X7R1C105K / TDK	GND

### 6.6 Reset and fail-safe output, RSTB and FS0B

The RESET pin must be connected to the MCU reset pin. The MC33907\_08 asserts RSTB low if a fault is reported. Refer to the datasheet for more information. The FS0B pin is a safety output pin. In case of a major fault in the system, the MC33907\_08 asserts FS0B low, disconnecting the critical functions in the application. FS0B is a global pin and can be connected outside the ECU. FS0B is load dump proof and robust against ISO7637 pulses with a serial resistor to limit the current during the high transient pulse on the line. RSTB and FS0B connections are shown in Figure 24.



Figure 24. Reset and fail-safe output connections

If FS0B is not used in the application, it is recommended to pull down this pin to GND with an external 10 K resistor, to avoid unexpected FS0B failure detection during ABIST or when an application is running.

In LPOFF mode, RSTB and FS0B are asserted low. If the FS0B pull-up is connected to  $V_{SUP3}$ , expect some current through the pull-up resistor ( $V_{SUP3} / P_{U_FS0B}$ ) in addition to the MC33907\_8 LPOFF current (32  $\mu$ A). This can be avoided by connecting the FS0B pull-up to  $V_{DDIO}$  which is off in LPOFF mode.

Component	Value	Ground connection
C <sub>OUT_RSTB</sub>	1.0 nF	GND
P <sub>U_RSTB</sub>	5.1 kΩ	
C <sub>OUT_FS0B</sub>	10 nF	GND
R <sub>FS0B</sub>	5.1 kΩ	
$P_{U_{\rm FS0B}}$ (if connected to VDDIO)	5.1 kΩ	
$P_{U_FS0B}$ (if connected to VSUP3)	10 kΩ	

Table 8. Reset and fail-safe output component list

### 6.7 MC33907\_08 debug pin

The connections shown in Figure 25 can be used to enter into debug mode on the MC33907\_08. Debug mode allows the user to debug software with the MCU. The deep fail-safe (regulator OFF, RSTB, and FS0B asserted low) and the WD timeout are disabled (fail-safe state machine). The CAN and the LIN are in normal mode by default (main state machine).



Figure 25. Debug mode entry connection

The debug mode pin is scanned by the main and the fail-safe state machines at each power on reset. In the application, the main state machine is always powered by the battery while the fail-safe state machine is off in LPOFF mode. If the debug mode entry is done after release from LPOFF, only the fail-safe state machine is in debug mode with deep fail-safe and WD timeout disabled, not the main state machine. The CAN and LIN mode have to be configured to normal mode by the SPI.

Table 9.	Debug	mode	component list
----------	-------	------	----------------

Component	Value	Ground connection
D <sub>BG_COUT</sub>	10 nF	GND
D <sub>BG_RPD</sub>	11 kΩ	GND
D <sub>BG_RPU</sub>	10 kΩ	

### 6.8 MC33907\_08 fail-safe start-up sequence

After a POR or a wake-up from LPOFF, the fail-safe state machine must be configured during the INIT\_FS phase. Figure 26 illustrates the initialization process.



Figure 26. Fail-safe state machine initialization

- 1. Configure all the INIT\_FS registers in regards to safety behavior expected on RSTB and FS0B at application level. Do not forget to disable IO\_23\_FS monitoring in INIT\_FSSM2 register when IO\_23 pins are not connected to FCCU pins of the MC, otherwise a reset generates when INIT\_FS is closed by the first WD refresh. The INIT\_FS phase is time limited to 256 ms maximum.
- 2. Refer to datasheet chapter 6.5.2.1 (see Section 11. References, page 45) for the watchdog answer calculation method. The first LFSR after POR or wake-up from LPOFF is always 0xB2. Consequently, the first seven good WD refresh required to close the INIT\_FS phase and clear the reset error counter pin are: 0xD04D, 0xD19B, 0xD137, 0xD16E, 0xD1DC, 0xD1B9, and 0xD072. These WD\_Answer SPI words are for reference and debug only. They must not be hard coded. The calculation method described in the datasheet must be followed to achieve the watchdog safety diagnostic coverage.
- Refer to datasheet chapter 6.5.6 (see Section 11. References, page 45) for the FS\_OUT register calculation based on WD\_LFSR value to release the FS0B pin. Following the 7 WD refresh from step 2 (above), the FS\_OUT register value to release FS0B pin is: 0xD327. This FS\_OUT SPI word is for reference and debug only. It must not be hard coded. The calculation method described in the datasheet must be followed.

After step 2 (above), the watchdog must be periodically refreshed within the open window. Otherwise, a reset generates when the watchdog error counter reaches its final value (after 3 WD errors in default configuration, WD\_ERR\_CNT = 6).

The INIT phase of the main state machine is not time limited and can be handled when it is appropriate from an application standpoint. However, the INIT phase of the main state machine must be closed to allow CAN and LIN communications, MUX\_OUT output selection, and transition to LPOFF by SPI command from the MCU.

# 7 MC33907\_08 extended use cases

### 7.1 V<sub>SENSE</sub> accuracy

 $V_{SENSE}$  voltage, image of the battery voltage, can be monitored through the MUX\_OUT pin with 5.0% accuracy out of the NXP production line (as specified in the datasheet). As described in Figure 27, this accuracy depends on the  $V_{SENSE}$  resistor bridge and MUX\_OUT amplifier offset, both varying with temperature, voltage, and process.



Figure 27. Simplified V<sub>SENSE</sub> to MUX\_OUT block diagram

Statistical analysis shows the main contributor to the accuracy is the process variation which can be removed with a part to part calibration at customer production line tests. The calibration can be done at room temperature, and static  $V_{SENSE}$  between 9.0 V and 19 V (ideally 12 V or 14 V).

After calibration, the V<sub>SENSE</sub> monitoring accuracy can achieve  $\pm 1.0\%$ , for both V<sub>DDIO</sub> = 3.3 V and 5.0 V, in wide range resistor bridge configuration (without taking into account the V<sub>SENSE</sub> supply accuracy used for the calibration).

### 7.2 Wake-up by IO

The wake-up by IO is detected when a rising or a falling edge event happens at the IO pin and the device is in LPOFF mode. It means a transition from low to high or high to low must happen when the device is in LPOFF mode to validate the wake-up event.

If the IO wake-up event (rising or falling edge) arrives after the SPI LPOFF command and before the device entry to LPOFF, the wake-up event is not detected and the device does not wake-up. The device waits for the next IO transition to wake-up. See Figure 28 illustrating the IO\_0 wake-up edge detection scenario.



Figure 28. Wake-up by the IO\_0 edge

At a 2.0 MHz SPI clock, the window where this could happen is less than 10 µs. A work around is proposed in Figure 29 to avoid missing an IO wake-up event, as previously described.



Figure 29. Work around to wake-up by a IO\_0 level

When IO\_0 goes low, the MCU is informed through the IO\_0 bit from IO\_Input register. Before sending the LPOFF SPI command, the MCU activates the Q1 transistor to maintain IO\_0 low during the SPI transmission and the device entry to the LPOFF process. When the MC33907\_08 goes to LPOFF, all the regulators are shutdown. Q1 is released when the MCU is unpowered. If IO\_0 moves to high during this short period, it is released and the IO\_0 transition from low to high wakes up the device. This work around is applicable for all IOs.

### 7.3 MC33907 attach to Infineon Aurix MCU

MC33907 can be attach to the Aurix MCU from Infineon. It has been validated with TC275 and TC277 versions and it is running in production. Figure 30 is a power tree proposal to show a possible connection between these two devices. This is not the only power tree possible, and can be adjusted depending on application need.





### 7.4 MC34FS6407\_08 derivatives from MC33907\_08

Industrial MC34FS6407NAE and MC34FS6408NAE devices are derivatives from automotive MC33907NAE and MC33908NAE devices, qualified for 24 V DC input voltage up to a 36 V maximum operating voltage. All the hardware designs and product guidelines in this application note also apply to these industrial devices. The max. rating voltage is 40 V and an additional input protection is required to sustain a 60 V load dump in 24 V transportation applications.

Figure 31 is a companionship proposal for the MC34FS6407\_08 to sustain this load dump requirement. The MAX6495 limits the input voltage at  $V_{OV}$  (set here at 37.7 V) in order to not exceed the max. rating of the MC34FS6507\_08 and keep the application running during the load dump condition.





#### Table 10. MAX6495 external component list

Component	Reference/manufacturer proposal	Ground connection
ZD1	- SMBJ54A/Fairchild - PTVS54VP1UP/NXP	GND
M1	- BUK7275-100A/NXP - BUK7Y65-100E/NXP	

# 8 PCB layout recommendations

To minimize the effects of switching noise on the embedded DC/DC converters, special attention must be paid to the layout of the power components when designing a printed circuit board (PCB) using the MC33907\_08.

Component locations and ground connections on the PCB are important to consider when successfully optimizing overall performance with regards to high transient current loops, as shown in Figure 32.



Figure 32. Current loops

### 8.1 Ground connections

Three grounds are available on the MC33907\_08:

- AGND (analog ground),
- GND\_COM (physical layer ground), and
- DGND (logic ground).

On the PCB, two grounds must be clearly separated:

- Local PGND for power components involved in the high transient current loops
- GND for other components connected to ground.

The star connection between PGND and GND must be done as far as possible from the local PGND ground on the PCB. The exposed pad is not electrically connected to ground, but this connection to the ground plane serves the power dissipation. The MCU digital ground should be connected to PGND to avoid any perturbation to GND. Each of the MC33907\_08's external component connections to adequate ground are listed in Section 6. MC33907\_08 external components, page 12. Connections from MC33907\_08 grounds and PCB grounds are shown in Figure 33.



Figure 33. Ground connections between MC33907\_08 and PCB ground

### 8.2 Routing external components

It is important to minimize the current loop on the PCB as much as possible. One way to do this is to place the power stage components involved in the high transient current loop as close as possible to the device. Avoid placing any power stage components close to other components which need to drive low current levels. Such components could easily be perturbed by switching noise.

#### 8.2.1 The V<sub>PRE</sub> Pre-regulator

Based on Figure 12, the PGND line of  $D_{V_{PRE}}$  is connected close to the PGND line near the  $C_{OUT_{VPRE}}(n)$  capacitors.  $C_{OUT_{VPRE}}(n)$  is kept close to the VPRE pin. The snubber ( $C_{SNUB_{VPRE}}$ ,  $R_{SNUB_{VPRE}}$ ) is kept close to  $D_{V_{PRE}}$ .

#### 8.2.2 The V<sub>CORE</sub> supply regulator

Based on Figure 16, the PGND line of  $D_{CORE}$  is connected close to the PGND line of the  $C_{OUT\_VCORE}(n)$  capacitors. The snubber ( $C_{SNUB\_VCORE}$ ,  $R_{SNUB\_VCORE}$ ) is kept close to  $D_{V_{CORE}}$ . MC33907\_08  $V_{CORE}$  output must be connected close to the MCU core supply input to avoid DC voltage drop in the PCB track.

#### 8.2.3 V<sub>AUX</sub>, V<sub>CCA</sub> linear regulators

Based on Figure 19, C<sub>OUT VAUX</sub> is kept close to the VAUX pin. C<sub>OUT VCCA</sub> is kept close to the VCCA pin.

#### 8.2.4 VCAN

Based on Figure 23, keep C\_{OUT CAN 5V} close to the CAN\_5V pin.

#### 8.2.5 R<sub>SELECT</sub>

Based on Figure 19,  $R_{SELECT}$  must be placed close to the SELECT pin. Avoid power stage components close to the RSELECT pin so as not disturb the current in the resistor during startup. (This is the resistor used for  $V_{CCA}$  and  $V_{AUX}$  voltage configuration).

#### 8.2.6 Best practice

- If a high current loop is going thru multiple PCB layers, multiple vias are recommended to limit the parasitic (R and L) in the high current path.
- Avoid AGND plane/signal below SMPS power components
- Avoid low level signal below SMPS power components
- Connect components with high-impedance signals close to the device pin to avoid noise injection

#### 8.2.7 Placement example





#### Figure 34. Placement example

- D3 is the reverse battery diode
- C10 is the V\_{SUP} input capacitor which must be > 44  $\mu\text{F}$
- The input capacitor of the PI filter (in red) close to VSUP3 pin and output capacitor close to VSUP1/2 pin
- V<sub>PRE</sub> in buck-boost configuration (with Q1, D7)
- V<sub>PRE</sub> and V<sub>CORE</sub> are located close together to facilitate the PGND local ground (SMPS ground)
- V<sub>CORE</sub> external resistor bridge and compensation network components close to the device pin
- In blue and green,  $V_{PRE}$  and  $V_{CORE}$  current loops during inductor charging phase
- In black, current loops during inductor discharging phase

### 8.2.8 Ground connection example



Figure 35. Ground connection example

- PGND is the SMPS power local ground
- AGND is a ground plane
- Star connection between PGND and AGND far from the local PGND (at the input power connector)
- No AGND plane below the V<sub>PRE</sub>/V<sub>CORE</sub> SMPS power components
- MCU DGND connected to PGND

# 9 ISO pulses

### 9.1 Reference documents

- German Car OEMs requirements: "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications". File: "OEM\_HW\_Requirements\_For\_CAN\_LIN\_FR\_Interfaces\_V1.2\_20110325.pdf"
- ISO 7637-1: 2001, Road vehicles Electrical disturbances from conduction and coupling Part1: Definitions and general considerations
- ISO 7637-2: 2008, Road vehicles Electrical disturbances from conduction and coupling Part2: Electrical transient conduction along supply lines only
- ISO 7637-3: 2007, Road vehicles Electrical disturbances from conduction and coupling Part3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines

### 9.2 Test pulses description



Test pulse description
Transient Test Pulse 1:
Us = -100V, tr = 1µs, td = 2ms, t1 = 5s, t2 = 0.2s, t3 = 100µs, Ri = 100
Transient Test Pulse 2a:
Us = +100V, tr = 10µs, td = 50µs, t1 = 0.2s, Ri = 20
Transient Test Pulse 2a:
Us = -30V, tr = 10µs, td = 50µs, t1 = 0.5s, Ri = 2O
Transient Test Pulse 2a:
Us = +30V, tr = 10µs, td = 50µs, t1 = 0.5s, Ri = 20











Figure 37. ISO test pulses description (2 of 3)

#### Test pulse 4 (Cranking):

#### Ri = 0.01Ω

#### Test pulse 5b (Load-dump):

#### $Ri = 0.5\Omega$ (clamped to $\leq 40V$ during test)



Figure 38. ISO test pulses description (3 of 3)

MC33907\_08 safe system basis chip hardware design and product guidelines, Rev. 7.0

### 9.3 ISO pulse schematic



Figure 39. ISO pulse schematic

### 9.4 Product setup



#### Figure 40. Product setup

Product setup in normal mode, without fault (RSTB = 1, FS0B = 1) and with fault (RSTB = 1, FS0B = 0):

- V<sub>BAT</sub> = 13.5 V (unless otherwise noted), T<sub>A</sub> = 25 °C
- V<sub>CORE</sub> = 3.3 V at 1.5 A, V<sub>CCA</sub> = V<sub>AUX</sub> = 5.0 V at 0.3 A (with external ballast)
- Fault: No watchdog refresh asserts FS0B low when Reset Error Counter = 3
- IO\_1, IO\_2, and IO\_3 not connected
- IO\_0, IO\_4 connected to VBAT with external resistor in series (5.1 kΩ)
- IO\_5 configured as an output.
- Only IO\_0 configured as wake-up input
- MUX\_OUT configured by default to send internal reference voltage (2.5 V).
- Wake-up by CAN enabled on single dominant pulse (CAN\_WU\_conf = 1).
- CAN: TXD (pin 20) = 250 kHz, 5.0 V square wave signal, DC = 50%

### 9.5 Results

Applied on	Pulse type	Nb of pulse or test time	Pulse description and product setup	Class
	Dulco 1	F000	Transient Test Pulse 1 - buck boost	С
	Puise 1	5000	Transient Test Pulse 1 - buck only	С
		5000	Transient Test Pulse 2a (+100 V) - buck boost	В
		5000	Transient Test Pulse 2a (+100 V) - buck only	В
	Pulso 25		Transient Test Pulse 2a (+30 V) - buck boost	А
	Puise 2d	500	Transient Test Pulse 2a (+30 V) - buck only	А
		500	Transient Test Pulse 2a (-30 V) - buck boost	А
			Transient Test Pulse 2a (-30 V) - buck only	А
	Dulco 2b	ulse 2b 5000	Transient Test Pulse 2b - buck boost	С
Vhat	Puise 2D		Transient Test Pulse 2b - buck only	С
Vbat	Dulco 25	10	Transient Test Pulse 3a - buck boost	А
Puise	Puise 3a	TO UIU	Transient Test Pulse 3a - buck only	А
	Dulco 2h	10 mp	Transient Test Pulse 3b - buck boost	А
	Puise SD	101111	Transient Test Pulse 3b - buck only	А
		10	Transient Test Pulse 4 (Vmin=2.7 V) - buck boost	C*
	Dulco 4		Transient Test Pulse 4 (Vmin=2.7 V) - buck only	С
	Fuise 4		Transient Test Pulse 4 (Vmin=4.6 V) - buck boost	А
			Transient Test Pulse 4 (Vmin=4.6 V) - buck only	C**
	Dulco F		Transient Test Pulse 5 - buck boost	В
Puis	Puise 5	5	Transient Test Pulse 5 - buck only	В
	Pulse 3a	10 mn	Transient Test Pulse 3a - buck boost	А
Maux			Transient Test Pulse 3a - buck only	А
vaux	Dulco 2h	10 mp	Transient Test Pulse 3b - buck boost	А
	Pulse 3b	Puise 3b 10 mn	Transient Test Pulse 3b - buck only	А

\* full load condition on all regulators as detailed in the setup slide

\*\* VCCA and VAUX configured at 5.0 V

### 9.6 Failing criteria

#### 9.6.1 Class A without fault (RSTB = 1, FS0B = 1)

- Monitoring of supply voltages: V<sub>CORE</sub> (3.3 V) ±3.0%, V<sub>CCA</sub> (5.0 V) ±3.0%, V<sub>AUX</sub> (5.0 V) ±3.0%, V<sub>CAN</sub> (5.0 V) ±5.0%
- Monitoring of internal reference voltage (on MUX\_OUT pin): 2.5 V ±1.0%
- RXD (CAN) follows TXD (pin 20) with amplitude within 5.0 V ±0.9 V, and jitter ±10%
- No active reset means no RSTB latched during 10 ms (default init FSSM1 register configuration)
- No activation of FS0B
- No SPI configuration change (init. registers)
- No diag and status register change

#### 9.6.2 Class A with fault (RSTB = 1, FS0B = 0)

- Monitoring of supply voltages: V<sub>CORE</sub> (3.3 V) ±3.0%, V<sub>CCA</sub> (5.0 V) ±3.0%, V<sub>AUX</sub> (5.0 V) ±3.0%, V<sub>CAN</sub> (5.0 V) ±5.0%
- Monitoring of internal reference voltage (on MUX\_OUT pin): 2.5 V ±1.0%
- RXD (CAN) follows TXD (pin 20) with amplitude within 5.0 V ±0.9 V, and jitter ±10%
- Fault still reported (FS0B = 0)
- No diag and status register change

#### 9.6.3 Class B without fault (RSTB = 1, FS0B = 1)

- All functions return automatically to within normal limits after exposure is removed
- One or more of the supply or reference voltages can go beyond specified tolerances
- RXD (CAN) pin can go beyond specified tolerances
- No active reset means no RSTB latched during 10 ms (default init FSSM1 register configuration)
- No activation of FS0B
- No SPI configuration change (init. registers)
- No diag and status register change

#### 9.6.4 Class B with fault (RSTB = 1, FS0B = 0)

- All functions return automatically to within normal limits after exposure is removed
- · One or more of the supply or reference voltages can go beyond specified tolerances
- RXD (CAN) pin can go beyond specified tolerances
- Fault still reported (FS0B = 0)
- No diag and status register change

#### 9.6.5 Class C without fault (RSTB = 1, FS0B = 1)

- All functions return automatically to within normal limits after exposure is removed
- Reset RSTB occurs with or without activation of FS0B

#### 9.6.6 Class C with fault (RSTB = 1, FS0B = 0)

- All functions return automatically to within normal limits after exposure is removed
- One or more of fault outputs have changed (RSTB = 0 or FS0B = 1)

# 10 Physical layers certifications

### **10.1 Reference documents**

- ISO 11898-2:2003, Road vehicles Controller area network (CAN)
- Part 2: High-speed medium access unit
- ISO 11898-5:2007, Road vehicles Controller area network (CAN)
- Part 5: High-speed medium access unit with low-power mode
- C&S: CAN High-speed transceiver conformance test according to "GIFT ICT group Conformance test specification V1.0"
- IBEE: IEC TS 62228, Hardware requirements for LIN, CAN and FlexRay interfaces in automotive application AUDI, BMW, Daimler, Porsche, Volkswagen – Revision 1.3/ 2012
- J2962-2: Latest draft version from 2014 (official release under voting).

### 10.2 Results

MC33907\_08 has several part number derivatives depending on CAN and LIN physical layers embedded. The certification results for the different part numbers are summarized in <u>Table 11</u>.

	MC33907_08AE	MC33907_08NAE	MC33907_08LAE
CAN	1	1	1
LIN	0	0	1
C&S Conformance	PASS	PASS	PASS
IBEE (Zwickau)	PASS	PASS	PASS
SAE J2962-1	NA	NA	PASS
SAE J2962-2 <sup>(4)</sup>	NA	PASS	PASS
VELIO	PASS	PASS	PASS

Table 11. Certification results summary

Note:

4. ESD protection option 2 is recommended

### 10.2.1 Conducted emission

Typical spectrum on VBAT, CAN, and LIN during IBEE certification (MC33908LAE), valid for other part numbers.



Figure 41. Conducted emission on  $V_{BAT}$ 



Figure 42. Conducted emission on the CAN bus



Figure 43. Conducted emission on LIN bus





Figure 44. CAN ESD protection - option 2

Table 12. CAN ESD protection component list

Option No.	Component name	Label	Value
2	Capacitor	C3, C4	82 pF, 100 V ±5% <sup>(5)</sup>
	Zener	D2, D3	NXP PESD1CAN, (in same SOT23 package)

Note

5. Over entire voltage and temperature operating range

# 11 References

The following are URLs where you can obtain information on related NXP products and application solutions:

NXP.com Support Pages	Description	URL
MC33907_8	Power system basis chip with high-speed CAN transceiver	http://www.nxp.com/files/analog/doc/data_sheet/MC33907_8.pdf
MC33907-MC33908D2	Power system basis chip with high-speed CAN and LIN transceivers	http://www.nxp.com/files/analog/doc/data_sheet/MC33907-MC33908D2.pdf
MC34FS6407-08	Power system basis chip with high-speed CAN transceiver	http://www.nxp.com/files/analog/doc/data_sheet/MC34FS6407-08.pdf
AN4661	Designing the VCORE compensation network for the MC33907/MC33908 system basis chips	http://www.nxp.com/files/analog/doc/app_note/AN4661.pdf
AN4442	Integrating the MPC5643L and MC33907/08 for safety applications	http://www.nxp.com/files/32bit/doc/app_note/AN4442.pdf
AN4388	Quad flat package (QFP)	http://www.nxp.com/files/analog/doc/app_note/AN4388.pdf
AN4843	Low-power wireless charging using the NXP WCT1001A controller	http://www.nxp.com/files/microcontrollers/doc/app_note/AN4843.pdf
AN5099	Integrating the MPC5744P and MC33907/08 for safety applications	http://www.nxp.com/files/microcontrollers/doc/app_note/AN5099.pdf
MC33907-MC33908PD MC33907/8 power dissipation tool		http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=MC33908&t ab=Design_Tools_Tab
Vcore compensation net	work simulation tool	Upon demand
Non ISO pulses report		Upon demand
FMEDA	MC33907/8 FMEDA	Upon demand
MC33907_8SMUG	MC33907/8AE safety manual	https://www.nxp.com/webapp/Download?colCode=MC33907_8SMUG
MC33907_8NLSMUG	MC33907/8NAE, MC33907/8LAE safety manual	https://www.nxp.com/webapp/Download?colCode=MC33907NL-MC33908N LSMUG
KIT33908AEEVB	Evaluation board	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=KIT33908A EEVB
KIT33908LAEEVB	Evaluation Board	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=KIT33908LA EEVB
KIT33908MBEVBE	Evaluation mother board (EVM)	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=KIT33908M BEVBE
KITMPC5643DBEVM	Evaluation daughter board (Qorivva MPC5643L)	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=KITMPC564 3DBEVM
KITMPC5744DBEVM	Evaluation daughter board (Qorivva MPC5744P)	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=KITMPC574 4DBEVM
MC33907 product summ	hary page	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=MC33907
MC33908 product summ	nary page	http://www.nxp.com/webapp/sps/site/prod_summary.jsp?code=MC33908
Analog home page		http://www.nxp.com/analog

# 12 Revision history

Revision	Date	Description
7.0	12/2023	Updated Table 4 in Section 6.3.9. Component list proposal, page 20
6.0	2/2019	<ul> <li>Added paragraph to Section 2.3. Built-in CAN transceiver, page 4</li> <li>Added Section 3. Known device behaviors, page 7 and Section 3.1. Unexpected current limitation report after start up, page 7</li> </ul>
5.0	5/2016	<ul> <li>Added Section 2.11. MCU flash programming, page 5</li> <li>Added Section 6.4.5. VAUX used in tracker mode, page 23</li> </ul>
4.0	3/2016	<ul> <li>Updated Figure 1</li> <li>Updated with NXP external components references</li> <li>Corrected Debug Mode Entry Figure 25 (Dbg_Rpd resistor was not visible)</li> <li>Added chapter 5.4.3 Reduce Vaux_PNP Power Dissipation</li> <li>Added chapter 5.4.4 V<sub>AUX</sub> Supplying a Sensor</li> <li>Added chapter 5.8 MC33907_08 Basic Start up Sequence</li> <li>Updated form and style</li> </ul>
3.0	8/2015	<ul> <li>Updated J2962 certification results</li> <li>Updated V<sub>BAT</sub> input filter requirement for J2962</li> <li>Added Simplified Internal Power Tree</li> <li>Added V<sub>SENSE</sub> accuracy improvement chapter</li> <li>Added IO wake-up chapter</li> <li>Added Section 7.3. MC33907 attach to Infineon Aurix MCU, page 29</li> <li>Added Section 7.4. MC34FS6407_08 derivatives from MC33907_08, page 29</li> </ul>
2.0	3/2015	<ul> <li>Major updates</li> <li>Added MC33907_8NL supported part numbers</li> <li>Added CAN and LIN physical layers certification results</li> <li>Added SMPS components calculation/selection method</li> <li>Added Layout example</li> <li>Added ISO pulses</li> <li>Improved overall descriptions</li> <li>Updated graphics to conform with NXP standards</li> </ul>
1.0	1/2014	Initial release

# 13 Legal information

Definitions	
Draft	A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.
Disclaimers	
Limited warranty and liability	Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes	NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Applications	Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.
Terms and conditions of commercial sale	NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.
Export control	This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.
Translations	A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.
Security	Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety)	This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.
NXP B.V.	NXP B.V. is not an operating company and it does not distribute or sell products.
Trademarks	
Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.	
NXP — wordmark and logo are trademarks of NXP B.V.	
Freescale — is a trademark of NXP B.V.	
SafeAssure — is a trademark of NXP B.V.	
SafeAssure — logo is a trademark of NXP B.V.	
Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.         NXP — wordmark and logo are trademarks of NXP B.V.         Freescale — is a trademark of NXP B.V.         SafeAssure — is a trademark of NXP B.V.         SafeAssure — logo is a trademark of NXP B.V.	



