Document Number: EB804

Rev. 5, 07/2017

i.MX 6Solo/6DualLite Application Processor Silicon Revision 1.1 to 1.2/1.3 Comparison

1. Introduction

This document provides information on changes in the i.MX 6Solo/6DualLite Application Processor between silicon revisions 1.1, 1.2, and 1.3.

2. Changes between revisions 1.1 and 1.2/1.3

Table 1 lists the changes between i.MX 6Solo/6DualLite silicon revisions 1.1 and i.MX 6Solo/6DualLite silicon revisions 1.2 and 1.3. Where an erratum was fixed, the relevant erratum number has been provided along with a high-level description.

Contents

1.	Intro	oduction	1
2.	Cha	nges between revisions 1.1 and 1.2/1.3	1
		ware changes from revision 1.1 to 1.2	
		Chip revision support	
		U-boot plug-in mode or secure boot	
4.	Software changes from revision 1.2 to 1.3		
		ision history	
٠.	1101	151011 1115001 3	



Table 1. Changes between silicon revisions 1.1 and 1.2/1.3

Issue number	Description	Impact of change	Silicon Revision Fix	Documented in Silicon Errata Document
_	Silicon revision 1.1: Last letter of the part number is "B". Silicon revision 1.2: Last letter of the part number is "C" and the maskset ID is "2N81E". Silicon revision 1.3: Last letter of the part number is "C" and the maskset ID is "3N81E".	n/a	n/a	Rev. 5
	See the device datasheet nomenclature diagram for more details on how to read the part number.			
_	Updated contents of Chip Silicon Version register (USB_ANALOG_DIGPROG): 0x00610001 for silicon revision 1.1 0x00610002 for silicon revision 1.2 0x00610003 for silicon revision 1.3	U-boot reads the ROM revision contents to determine the silicon revision. The ROM revision number may not match the silicon revision number.	Updated in 1.2 and 1.3	n/a
_	ROM version number at address 0x48: "0x11" for silicon revision 1.1 "0x12" for silicon revision 1.2 "0x13" for silicon revision 1.3	Only affects software that reads the ROM version	Updated in 1.2 and 1.3	n/a
ERR007117	ROM: When booting from NAND flash, enfc_clk_root clock is not gated off when doing the clock source switch.	The workarounds documented in the errata are not required for revision 1.2.	Fixed in 1.2	Rev. 3
ERR007122	ROM: TZASC_ENABLE fuse bit is coded in ROM as bit 24 at location 0x460 whereas the fuse map defines it as bit 28.	The workarounds documented in the errata are not required for revision 1.2.	Fixed in 1.2	Rev. 3
ERR007220	ROM: NAND boot may fail due to incorrect Hamming checking implementation in the ROM code.	The workarounds documented in the errata is not required for revision 1.2.	Fixed in 1.2	Rev. 3
ERR005768	ROM: In rare cases, secondary image boot flow may not work due to incorrect sampling of the	None (improvement)	Fixed in 1.3	Rev. 5

i.MX 6Solo/6DualLite Application Processor Silicon Revision 1.1 to 1.2/1.3 Comparison, Engineering Bulletin, Rev. 5, 07/2017

2 NXP Semiconductors

Silicon Revision Documented in Issue number Description Impact of change Fix Silicon Errata **Document** WDOG reset. ERR007926 Fixed in 1.3 ROM: 32 kHz internal Rev. 4 None (improvement) oscillator timing inaccuracy - No hardware or may affect SD/MMC, NAND, software change and OneNAND boot required. ERR008506 ROM: Incorrect NAND Bad None (improvement) Fixed in 1.3 Rev. 5 Block management ERR008057 Fixed in 1.3 MMDC: Skew difference of None (improvement) Rev. 4 up to 150 ps observed on - No hardware or SDCLK0, DQS0 and DQS7 software change differential traces required.

Table 1. Changes between silicon revisions 1.1 and 1.2/1.3

3. Software changes from revision 1.1 to 1.2

The i.MX 6Solo/6DualLite ROM code has been updated between revisions 1.1 and 1.2. The ROM code update addressed the silicon errata listed in Table 1. Read below for details on software patches that may need to be applied to your system software when moving from revision 1.1 designs to revision 1.2 designs.

3.1. Chip revision support

To ensure that the new chip revision can be read back from the chip, the following patch should be applied.

• ENGR00286181 ARM®: i.MX6: add more chip revision support.

http://git.freescale.com/git/cgit.cgi/imx/linux-2.6imx.git/commit/?h=imx_3.0.35_4.1.0&id=21464af587382ec1841d5fd346eaf359827c6142

3.2. U-boot plug-in mode or secure boot

The ROM code of i.MX 6Solo/6DualLite revision 1.2 changed the ROM_API_TABLE_BASE_ADDR and HAB_API table address (4 byte offset increase).

If using u-boot plug-in mode or secure boot, the following two patches must be applied to your u-boot.

1. ENGR00285890 imx6:plugin: update the ROM_API_TABLE_BASE_ADDR for plug-in code.

http://git.freescale.com/git/cgit.cgi/imx/uboot-

imx.git/commit/?h=imx_v2009.08_3.0.35_4.1.0&id=a929825706b5e1508 b29d8ae2a2afb2fcbb2de19

i.MX 6Solo/6DualLite Application Processor Silicon Revision 1.1 to 1.2/1.3 Comparison, Engineering Bulletin, Rev. 5, 07/2017

NXP Semiconductors 3

NOTE

The plug-in mode patch is board dependent, which means you must apply similar fixes onto your plug-in mode code by referring to the details in the above patch.

2. ENGR00287268 mx6: fix the secure boot issue on the new tapout chip

http://git.freescale.com/git/cgit.cgi/imx/ubootimx.git/commit/?h=imx_v2009.08_3.0.35_4.1.0&id=424cb1a79e9f5ae4e_de9350dfb5e10dc9680e90b

NOTE

The secure boot patch is SoC dependent, so the patch can be applied directly.

The NXP external <u>uboot-imx.git</u> has the patches to correct the ROM_API_TABLE_BASE_ADDR and HAB_API table address. The patches have been tested with the NXP development systems and BSP.

The two patches have been pushed to <u>imx_v2009.08_3.0.35_4.1.0</u> branches of NXP external <u>ubootimx.git</u>.

4. Software changes from revision 1.2 to 1.3

No software changes required to migrate from revision 1.2 to 1.3.

5. Revision history

Table 2. Revision history

Revision number	Date	Substantive changes
0	12/2014	Initial release
1	5/2015	Addition of silicon revision 1.3 information.
2	6/2015	Update to the second row of Table 1
3	10/2015	Additional update to the second row of Table 1
4	11/2015	Update to Table 1
5	7/2017	Update to the second row of Table 1 Third line removed in Table 1.

i.MX 6Solo/6DualLite Application Processor Silicon Revision 1.1 to 1.2/1.3 Comparison, Engineering Bulletin, Rev. 5, 07/2017

4 NXP Semiconductors

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, and Tower, are trademarks of NXP B.V. All other product or service names are the property of their respective owners.

ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2014-20117 NXP B.V.

Document Number: EB804 Rev. 5

07/2017



