

MSE9S08DZ60_1M74K Rev. 1, 8/2011

Mask Set Errata for Mask 1M74K

Introduction

This report applies to mask 1M74K for these products:

- MC9S08DZ60
- MC9S08DZ48
- MC9S08DZ32
- MC9S08DZ16
- MC9S08DV60
- MC9S08DV48
- MC9S08DV32
- MC9S08DV16
- MC9S08DN60
- MC9S08DN48
- MC9S08DN32
- MC9S08DN16
- MC9S08DE60
- MC9S08DE32
- MC9S08EN32
- MC9S08EN16

The mask set is identified by a 5-character code consisting of a version number, a letter, two numerical digits, and a letter, for example 0J27F. All standard devices are marked with a mask set number and a date code.

Device markings indicate the week of manufacture and the mask set used. The date is coded as four numerical digits where the first two digits indicate the year and the last two digits indicate the work week. For instance, the date code "0301" indicates the first week of the year 2003.

Some MCU samples and devices are marked with an SC, PC, or XC prefix. An SC prefix denotes special/custom device. A PC prefix indicates a prototype device which has undergone basic testing only. An XC prefix denotes that the device is tested but is not fully characterized or qualified over the full range of normal manufacturing process variations. After full characterization and qualification, devices will be marked with the MC or SC prefix.





SE182-MCG-HighSIDD3: High SI_{DD3} at cold

Errata type: Silicon Affects: MCG

Description: The MCU may exhibit a much higher than normal stop3 current, 10 μA to 200 μA, at cold temperatures due to high impedance nodes in the MCG PLL circuit. The problem does not occur until the temperatures is colder than -20 °C. For some units, it does not occur until -35 °C or colder. The high SI_{DD3} current at cold is not presented on all parts. The vast majority of parts do not have this issue until down to -40°C.

Workaround: If your device must operate at temperatures below -20 °C, and the possible increased SI_{DD3} current at cold is unacceptable, then do not use the stop3 low power mode. Use stop2 power mode, which is unaffected by this issue.

If your device must use stop3 low-power mode and operate below -20 °C, move to the latest mask set, 2M74K. This issue is fixed on mask set 2M74K.

SE157-ADC-INCORRECT-DATA:

Boundary case may result in incorrect data being read in 10- and 12-bit modes

Errata type: Silicon

Affects: ADC

Description: In normal 10-bit or 12-bit operation of the ADC, the coherency mechanism will freeze the conversion data such that when the high byte of data is read, the low byte of data is frozen, ensuring that the high and low bytes represent result data from the same conversion.

In the errata case, there is a single-cylce (bus clock) window per conversion cycle when a high byte may be read on the same cycle that subsequent a conversion is completing. Although extremely rare due to the precise timing required, in this case, it is possible that the data transfer occurs, and the low byte read may be from the most recently completed conversion.

In systems where the ADC is running off the bus clock, and the data is read immediately upon completion of the conversion, the errata will not occur. Also, in single conversion mode, if the data is read prior to starting a new conversion, then the errata will not occur.

The errata does not impact 8-bit operation.

Introducing significant delay between the conversion completion and reading the data, while a following conversion is executing/pending, could increase the probability for the errata to occur. Nested interrupts, significant differences between the bus clock and the ADC clock , and not handling the result register reads consecutively, can increase the delay and therefore the probability of the errata occuring.

Workaround: Using the device in 8-bit mode will eliminate the possibility of the errata occuring.

Using the ADC in single conversion mode, and reading the data register prior to initiating a subsequent conversion will eliminate the possibility of the errata occuring.

Minimizing the delay between conversion complete and processing the data can minimize the risk of the errata occuring. Disabling interrupts on higher priority modules and avoiding nested interrupts can reduce possible contentions that may delay the time from completing a conversion and handling the data. Additionally, increasing the bus frequency when running the ADC off the asynchronous clock, may reduce the delay from conversion complete to handling of the data.



SE156-ADC-COCO: COCO bit may not get cleared when ADCSC1 is written to

 Errata type:
 Silicon

 Affects:
 ADC

 Description:
 If an ADC conversion is near completion when the ADC Status and Control 1 Register

 (ADCSC1) is written to (i.e., to change channels), it is possible for the conversion to complete, setting the COCO bit, before the write instruction is fully executed. In this scenario, the write may not clear the COCO bit, and the data in the ADC Result register (ADCR) will be that of the recently completed conversion.

 If interrupts are enabled, then the interrupt vector will be taken immediately following the write.

If interrupts are enabled, then the interrupt vector will be taken immediately following the write to the ADCSC1 register.

Workaround: It is recommended when writing to the ADCSC1 to change channels or stop continuous conversion, that you write to the register twice. The first time should be to turn the ADC off and disable interrupts, and the second should be to select the mode/channel and re-enable the interrupts.

SE143-ICS: ICS Internal Reference Can Remain Enabled in Stop3 Mode

Errata type: Silicon

Affects: ICS

- **Description:** When transitioning from FEI or FBI modes to FEE or FBE modes, the internal reference clock may remain active in stop3 mode if the STOP instruction is executed soon after the IREFST bit in the ICSSC register clears. This can lead to elevated stop3 I_{DD}.
- Workaround: To ensure the internal reference clock is disabled before entering stop3, wait three internal reference clock periods after the IREFST bit has cleared before entering stop3. On a device with a trimmed internal reference, one period will be between 25.6 μs and 32 μs, therefore waiting 100 μs is adequate for all trimmed devices.

Or

To ensure the internal reference clock is disabled before entering stop3, transition into FEE mode and wait until the LOCK status bit indicates the FLL has attained lock before entering stop3 or transitioning into FBE mode and entering stop3.

SE127-IIC: IIC does not function when high drive strength is enabled on the IIC pins

Errata type:	Silicon
Affects:	IIC

- **Description:** IIC operation requires open drain configuration but when the PTxDS bit associated with the IIC SDA or SCL pin is set for high drive strength (PTxDS = 1) the pin will be in complementary drive mode instead of open drain mode. This will cause IIC communication conflicts that lead to IIC malfunction.
- **Workaround:** The PTxDS bits associated with the IIC SDA and SCL pins should be cleared for low drive strength operation. This configuration will ensure that the corresponding pin will enter open drain mode and IIC communications will function correctly. The IIC pull-up resistor in the final application may need to be modified to account for the lower drive strength of the SDA and SCL pins.

Mask Set Errata for Mask 1M74K, Rev. 1, 8/2011



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2011 Freescale Semiconductor, Inc.



Document Number: MSE9S08DZ60_1M74K Rev. 1, 8/2011