

NetComm Software Errata

Release GA 4.7

Document ID: NCSWErrata

Check out our web page for all NetComm Software related updates, at: http://www.freescale.com/netcommsw





	Open Issues in Release GA 4.7					
FSL Issue ID	Headline	Description	First Found on Release	Resolved by Release		
NCDD0098	T4240 AMP mode is not tested	AMP functionality was not verified on T4240	T4/B4 A0.1	TBD		
NCDD0100	mEMAC does not support 64-bit counters when the port is not configured in 10G mode (T4240, B4860).	mEMAC hardware does not support 64 bit counters when port is not in 10G mode.	T4/B4 A0.1	No plan to fix		
NCDD0101	FMan PCD initialization and runtime modifications should not be invoked concurrently.	When a PCD match table is initialized and one of its results points to another match table, the pointed match table should not be modified. WORKAROUND: Separate initialization of PCD from runtime modifications.	GA 4.5	No plan to fix		
NCDD0091	PHY loopback mode is not functional (P1023)	In P1023, PHY loopback mode is not working properly. Use controller loopback or SerDes loopback instead.	GA 4.5	No plan to fix		
NCDD0080	DPAA 64-bit operation in AMP mode	DPAA 64-bit operation is not tested in AMP mode	GA 4.4	TBD		
NCDD0032	FMan MURAM ECC interrupt in AMP guest	When working in AMP mode, master clears only its own MURAM partition. So, if the guest has its own MURAM partition, it will get ECC error when trying to access it as the FM in the master side already running. WORKAROUND: Clear the entire MURAM before calling the FM driver initialization (e.g. in uboot).	P4080 4.00.02	No plan to fix		





NCDD0030	FMan MII in AMP mode is not supported	In DPAA devices there is only 1 MII bus (handled by the first MAC). In AMP mode, guest may not have access to the MII bus as it was initialized and owned by the master. WORKAROUND: Init the PHY for the guest either by IPC or by the master partition.	P4080 4.00.02	No plan to fix
NCDD0027	Ethernet external loop not tested	Ethernet ports can operate in normal mode or in PHY loopback. External loopback mode was not verified.	P4080 4.00.01	No plan to fix
NCDD0025	FMan independent mode is limited to total of four ports	FMan independent mode is limited to total of four ports due to interrupt resources availability in FM (hardware limitation)	P4080 4.00.01	No plan to fix





	Issues Fixed Between Release GA 4.6 and Release GA 4.7					
FSL Issue ID	Headline	Description	First Found on Release	Resolved by Release		
NCDD0104	PAMU: enabling stash in FMan causes PAMU violation	PAMU violation occurs in the following configuration: 1. Calling 'FM_ConfigDmaCacheOverride' with e_FM_DMA_STASH_DATA 2. Calling 'FM_PORT_ConfigDmaIcCacheAttr' with e_FM_DMA_STASH 3. Calling 'FM_PORT_ConfigDmaHdrAttr' with e_FM_DMA_STASH 4. Calling 'FM_PORT_ConfigDmaScatterGatherAttr' with e_FM_DMA_STASH	GA 4.6	GA 4.7		
NCDD0103	SRIO port#2 limitation with PAMU enabled (B4860, T4240).	SRIO port #2 cannot be operated with PAMU enabled due to configuration issue. WORKAROUND: Use SRIO port #1, or use SRIO port #2 with PAMU disabled	GA 4.6	GA 4.7		
NCDD0105	SRIO ports LIODN base missing support in B4/T4.	For B4860/T4240 integrations, SRIO port LIODN support was missing.	GA 4.6	GA 4.7		
NCDD0106	FMan PCD: bind/unbind PCD (with offload features) while ports gets traffic may result in unexpected behavior	Binding and unbinding a PCD (with offload support) involves non-atomic operations that may lead to unexpected behavior in frames processing.	GA 4.6	GA 4.7		
NCDD0107	RMan: error reporting handled incorrectly	The RMan error detection register was masked improperly, so interrupts not enabled by users were not properly cleared. Enumerations in e_RmExceptions were given wrong values, so application cannot interpret it.	GA 4.6	GA 4.7		
NCDD0108	FMan RTC: occasional failures in alarm, external triggered time stamps	In B4860/T4240, the following FMan RTC features may not function properly in all cases: alarm, external triggered time stamps.	GA 4.6	GA 4.7		





	Issues Fixed Between Release GA 4.6 and Release GA 4.7					
NCDD0109	FMan PCD: hash table cannot work with non-zero hash shift	FMan driver used wrong parameter in order to identify the right bucket with hash shifting enabled. Added KeyGen hash shift parameter that was missing.	GA 4.6	GA 4.7		
NCDD0110	FMan: FIFO configuration may be incorrect following reset (B4860 rev 1.0)	The workaround for 'ERRATA_A005669' configured wrong FIFO size in some cases after reset.	GA 4.6	GA 4.7		
NCDD0111	QMan: tail-drop of size -1 (represents '0' size) does not work properly.	Setting tail-drop of size '-1' actually sets it to size 1^31 and not '0' as expected.	GA 4.6	GA 4.7		
NCDD0112	BMan: working with stockpile may cause buffers leak.	Operating in stockpile mode instructs the driver to acquire and release buffers in chunks of 8 buffers. when in the last acquire there are less than 8 buffers in the HW pool, the command returns no buffers and does not empty the pool.	GA 4.6	GA 4.7		
NCDD0113	FMan PCD: failure in some scenarios of lookup following header manipulation	The setup of HeaderManip -> CC-Node when the CC-node is initialized with 'maxNumOfKeys', was not functional.	GA 4.6	GA 4.7		
NCDD0114	FMan PCD: detaching a PCD always sets 'fetch-header-only' mode (B4860/T4240).	Calling 'FM_PORT_DetachPCD' or 'FM_PORT_DeletePCD' would set the BMI-fetch to fetch the header only (even if originally set to fetch the full frame).	GA 4.6	GA 4.7		
NCDD0115	FMan PCD: Frame with physical error will hang the CC flow in non-offload mode.	When operating FMan without offload support and a frame marked with PHE (physical error) arrives to CC, the CC flow will hang.	GA 4.6	GA 4.7		
NCDD0117	FMan: busy event in independent mode causes an assertion	Busy event in independent FMan mode is not handled properly and causes an assertion.	GA 4.6	GA 4.7		
NCDD0118	DPA Port: DPAPORT_SetQmRxQueueParams ignores some flags	When 'DPAPORT_SetQmRxQueueParams' is called with 'DPAPORT_Q_MOD_OPT_RX_CB' flag, all other flags are ignored.	GA 4.6	GA 4.7		
NCDD0119	FMan Port: PFC priorities are reversed in PAUSE frames.	Priorities in PFC PAUSE frames were configured in reversed bit mask.	GA 4.6	GA 4.7		





	Issues Fixed Between Release GA 4.6 and Release GA 4.7					
NCDD0104	Incorrect default values after FMan soft reset (B4860, T4240). FM_PORT_Free -> FM_PORT_Config sequence failure.	If FM_ConfigResetOnInit function is used to issue soft reset at FMan initialization, the default values for total FIFO size and total number of tasks may be incorrect. WORKAROUNDS: 1. If possible, avoid using FM_ConfigResetOnInit 2. Else: a) Always call FM_ConfigTotalFifoSize with desired value (288KB is default), and: b) in FM_Free function (fm.c file), remove the following lines: - WRITE_UINT32(p_Fm->p_FmBmiRegs->fmbm_cfg2, 0); - WRITE_UINT32(p_Fm->p_FmBmiRegs->fmbm_cfg1, 0);	GA 4.6	GA 4.7		
NCDD0099	64-bit targets of T4240 and B4860 do not support -O2 optimization level.	Due to CodeWarrior compiler issues, 64-bit targets compiled with -O2 optimization level are not supported on T4240 and B4860. Compiled code may be incorrect.	GA 4.6	GA 4.7		
NCDD0102	DPA Port: handling error frames with non-default storage profile may end up with buffer leak (T4240, B4860).	Error frames in FMan v3 are forwarded to error queue assuming default storage profile is in use. Whe error frames from different storage profile are received in the error queue's Rx callback, the buffer pool ID is not recognized and the buffer cannot be returned. WORKAROUND: Handle error queue in a master partition which is familiar with all releveant buffer pools.	T4/B4 A0.1	GA 4.7		





How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130

www.freescale.com/support Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. HyperTransport is a trademark of the HyperTransport Technology Consortium. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and used under license. The described product is a PowerPC microprocessor core. The PowerPC name is a trademark of IBM Corp. and is used under license. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE nnn, nnn,nn, and nnn are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. RapidIO is a registered trademark of the RapidIO Trade Association. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2013. All rights reserved.

Document ID: NCSWErrata

Rev GA 4.7

