AN12183 How to Enable Debugging for FLEXSPI NOR Flash

Rev. 1 - 10/2019

Application Note

1 Introduction

The i.MX RT series is industry's first crossover processor provided by NXP. This document describes how to program a bootable image into the external storage device. In order to program image to flash and boot from flash and debug, the new Dap-link Firmware and SDK are provided. This application notedescribes how to program, debug and configure a new FLEXSPI NOR flash. For information about Flashloader, MfgTool, refer to *How to Enable Boot from HyperFlash and SD Card* (document AN12107) and *How to Enable Boot from QSPI Flash* (document AN12108).

Contents

1 Introduction	1
2 MIMXRT1050 EVK board settings	1
3 XIP boot flow	3
4 Updating OpenSDA firmware	7
5 Examples	7
6 Revision history	20

The software used for examples in this application note are based on the MIMXRT1050 SDK (Release version: 2.3.1). The development environment is IAR Embedded Workbench 8.22.1. The hardware development environment is IMXRT1050-EVKB board.

2 MIMXRT1050 EVK board settings

There are two On-Board Flashes on the EVK board: Hyper Flash and QSPI NOR Flash. The Hyper Flash is the default Flash. In order to enable the On-Board QSPI NOR Flash, EVK board configurations need to be modified.

2.1 EVK settings

1. Remove the On-Board Hyper Flash. Otherwise it will impact the QSPI NOR Flash read and write timing.





2. Weld 0 Ω resistor to the pad from R153 to R158.



3. Replace the firmware of OpenSDA. The default firmware On-Board is used to Hyper Flash, so that the firmware should be replaced to QSPI NOR Flash. Both Hyper Flash and QSPI NOR Flash's firmware can be downloaded from https://www.nxp.com.

For the EVKB board, the On-Board Hyper Flash doesn't need to be removed.

Removed resistors: R356, R361 - R366.

Weld 0 Ω resistors: R153 - R158.

Follow Step 3 in EVK settings to update the OpenSDA firmware.

Now the On-Board QSPI NOR Flash is ready to use.

3 XIP boot flow

The boot process begins at the Power-On Reset (POR) where the hardware reset logic forces the Arm[®] core to begin the execution starting from the on-chip boot ROM. The boot ROM uses the state of the BOOT_MODE register and eFUSEs to determine the boot device. For development purposes, the eFUSEs used to determine the boot device may be overridden using the GPIO pin inputs. The boot ROM code also allows to download the programs to be run on the device. The example is a provisioning program that can make further use of the serial connection to provide a boot device with a new image.

Typically, the internal boot is selected for normal boot, which is configured by external BOOT_CFG GPIOs. Table 1 shows the typical boot mode and boot device settings.

SW7-1	SW7-2	SW7-3	SW7-4	Boot device
OFF	ON	ON	OFF	Hyper Flash
OFF	OFF	ON	OFF	QSPI NOR Flash
ON	OFF	ON	OFF	SD Card

Table 1. Typical Boot mode and Boot device settings

Figure 3 shows FlexSPI NOR Flash Boot flow. The ROM expects the 512-byte FlexSPI NOR configuration parameters to be present at offset 0 in Serial NOR Flash. The ROM reads these configuration parameters using the read command specified by BOOT_CFG2[2:0] with Serial clock operating at 30 MHz. The Flash configuration parameters include read command sequence, FlexSPI frequency, quad mode enablement sequence (optional), and so on. For more details, refer to Section 9.6.3 in *i.MX RT1050 Process Reference Manual* (document IMXRT1050RM). Rom code will configure FlexSPI with these parameters.



Then Rom code will get some key information about App Image, Image Vector Table (IVT), Boot Data and Device Configuration Data (DCD). IVT, Boot Data, DCD and user's code make up an App image.

A boot image which can program to FlexSPI NOR Flash directly consists of:

• Flash Configuration Parameters: Read command sequence, FlexSPI frequency, quad mode enablement sequence (optional), and so on. For more details, refer to Section 9.6.3 in *i.MX RT1050 Process Reference Manual* (document IMXRT1050RM). Search for hyperflash_config on SDK, the setting can be found on SDK.

- IVT: A list of pointers located at a fixed address that the ROM examines to determine where the other components of the program image are located. Search for image_vector_table on SDK, the setting can be found on SDK. For more details, refer to Section 9.7.1 in *i.MX RT1050 Process Reference Manual* (document IMXRT1050RM).
- Boot data: A table that indicates the program image location, program image size in bytes, and the plugin flag. Search for boot data on SDK, the setting can be found on SDK.
- DCD: IC configuration data (ex: SDRAM register config). For more details about DCD format, refer to Section 9.7.2 in *i.MX RT1050 Process Reference Manual* (document IMXRT1050RM). Because DCD data is stored in binary, it is hard to understand and modified. DCD Tool can help to convert the configuration text file to a binary file. Search for dcd_data[] on SDK, the setting can be found on SDK.

• User code and data



Open the link file, MIMXRT1052xxxxx_flexspi_nor.icf, the address layout of Flash configuration parameters, IVT, Boot Data and DCD Data can be found.

```
define exported symbol m_boot_hdr_conf_start = 0x60000000;
define symbol m_boot_hdr_ivt_start = 0x60001000;
define symbol m_boot_hdr_boot_data_start = 0x60001020;
define symbol m_boot_hdr_dcd_data_start = 0x60001030;
```

Figure 5. Bootable image address layout

Open a generated image, such as hello_world.bin. The Flash configuration parameters are at the front. The tag of Flash configuration parameters is 0x42464346, ascii is FCFB, as shown in Figure 6. For more details, refer to Section 9.6.3.1 in *i.MX RT1050 Process Reference Manual* (document IMXRT1050RM).

Address	Ο	1	2	З	4	5	6	7	8	9	а	b	С	d	e	f	Dump
00000000	46	43	46	42	00	04	01	56	00	00	00	00	03	03	03	03	FCFBV
00000010	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000020	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000030	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000040	59	00	00	00	00	08	07	00	00	00	00	00	00	00	00	00	Υ
00000050	00	00	00	04	00	00	00	00	00	00	00	00	00	00	00	00	
00000060	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000070	00	00	00	00	00	00	00	00	10	00	10	00	00	00	00	00	
00000080	a0	87	18	8b	10	8f	06	b3	04	a7	00	00	00	00	00	00	.????ODhO
00000090	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000000a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0d000000	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000000c0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000000d0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000000e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000000f0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000100	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000110	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000120	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000130	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000140	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000150	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000160	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000170	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000180	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00000190	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000001a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000001b0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000001c0	00	02	00	00	00	00	04	00	00	01	00	00	00	00	00	00	
000001d0	00	00	04	00	00	00	00	00	00	00	00	00	00	00	00	00	
000001e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
000001f0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

Figure 6. Flash configuration parameters address layout

The tag of IVT is $0 \times D1$ and it can be found on 0×1000 . The boot start address offset is 0×1020 and the data is 0×60000000 , which matches with Flash start address. The DCD start address offset is 0×1030 and the data is $0 \times D2$ which matches with the Tag of DCD.

 00001000 d1 00 20 41 00 20 00 60 00 00 00 00 30 10 00 60 ? A. .`...0..`□

 00001010 20 10 00 60 00 10 00 60 00 00 00 00 00 00 00 00 00 ..`..`..`

 00001020 00 00 60 00 00 00 04 00 00 00 00 ff ff ff ff ff ...`

 00001030 d2 04 30 41 cc 03 ac 04 40 0f c0 68 ff ff ff ff ?OA??@.額

 Figure 7. Flash configuration parameters address layout

4 Updating OpenSDA firmware

Almost all demos on SDK 2.3.1 support XIP demo. It means when using the default XIP target demos, the raw image will be added to the Flash configuration parameters, IVT, Boot data and DCD. OpenSDA firmware is not required to add these information to the raw image. Either using the On-Board Hyper Flash or QSPI NOR Flash, the firmware needs to update to use the XIP demos.

If the number is bigger than TR18132215, the firmware of OpenSDA will not add the configure information to the raw image. If not, please update the firmware from https://www.nxp.com.



5 Examples

5.1 Adding or removing boot header for XIP targets

Now SDK for i.MX RT1050 provides flexspi_nor_debug and flexspi_nor_release targets for each example/demo which supports eXecute In Place (XIP). These two targets will add XIP_BOOT_HEADER to the image by default. Then ROM can boot and run this image directly on external Flash.

NOTE

When using DapLink to debug flexspi_nor_debug and flexspi_nor_release targets, please set the breakpoint type to hardware breakpoint.

Examples

Category:	Factory	Settings
General Options		
Static Analysis		
Runtime Checking	Setup Download Images Extra Options Multicore Plugins	
C/C++ Compiler		
Assembler	✓ Use command line options	
Output Converter		
Custom Build	<u>C</u> ommand line options: (one per line)	
Build Actions	drv_default_breakpoint=1	~
Linker		
Debugger		
Simulator		
CADI		
CMSIS DAP		
GDB Server		
I-jet/JTAGjet		
J-Link/J-Trace		
TI Stellaris		
Nu-Link		
PE micro		
ST-LINK		
Third-Party Driver		
TI MSP-FET		
TLYDC		

5.1.1 Macros for the boot header

Table 2 describes three macros that are added in flexspi_nor targets to support XIP.

Table 2. Macros for the boot header

1: To exclude the code which will change the clock of flexspi.
0 : To make no changes.
 To add flexspi configuration block, IVT, boot data, and DCD (optional) to the image by default. To add nothing to the image by default.
 To add DCD to the image. Do NOT add DCD to the image.

Table 3 describes the different effect on the built image with different combination of these macros.

		XIP_BOOT_HEADER_DCD_ENABLE=1	XIP_BOOT_HEADER_DCD_ENABLE=0
XIP_E XTERN AL_FL ASH=1	XIP_BOOT_HEA DER_ENABLE=1	This imaage can be programed to hyperflash by IDE and can run after POR reset if hyperflash is the boot source. SDRAM will be initialized.	This image can be programed to hyperflash by IDE and can run after POR reset if hyperflash is the boot source. SDRAM will NOT be initialized.
	XIP_BOOT_HEA DER_ENABLE=0	This image can NOT run after POR reset if it boot source.	is programed by IDE even if hyperflash is the
XIP_EXT	rernal_flash=0	This image can NOT do XIP because when the which will change the clock of flexspi.	nis macro is set to 1. It will exclude the code

Table 3. Different effect on the built image with difference macros

5.1.2 Changing the macros in SDK

Take *hello_world* as an example.

Options for node "hello_world"	the second of the second of the second of	22
Category:	Factor	ry Settings
Ceneral Options	Multi-file Compilation	
Static Analysis	Discard Unused Publics	
Runtime Checking	Diagnostics MISRA-C:2004 MISRA-C:1998 Encodings Ex	xtra Options
C/C++ Compiler	Language 1 Language 2 Code Optimizations Output List P	reprocessor
Assembler		
Output Converter	Ignore standard include directories	
Custom Build	Additional include directories: (one per line)	
Build Actions	\$PROJ DIR\$/./././CMSIS/Include	
Linker	\$PROJ_DIR\$////devices	
Debugger	\$PROJ_DIR\$/	
Simulator	\$PROJ_DIR\$///	_
CADI	\$PROJ_DIR\$////devices/wiiwART1052/drivers	
CMSIS DAP	Preinclude file:	
GDB Server		
I-jet/JTAGjet		
J-Link/J-Trace	Defined symbols: (one per line)	
TI Stellaris	DEBUG Preprocessor output to fi	ile
PE micro	XIP_EXTERNAL_FLASH=1 Preserve comments	
ST-LINK		tives
Third-Party Driver		
Figure 10. Changing the SDK ma	cros based on IAR	

5.2 Programming the image to On-Board Hyper Flash

1. Configure the board to Hyper Flash Boot mode by pulling up **SW7-2** and **SW7-3** and pulling down others. Then power on the EVK board.

2. Open the hello_world demo in the SDK and select the project configuration as flexspi_nor_debug. Then build the project and program the image to the Flash.

😌 hello_world - IAR Embedded Workbench IDE - Arm 8.22.1	-	×
File Edit View Project CMSIS-DAP Tools Window Help		
Figure 11. Building and programming the project		

- 3. Open and configure the Terminal window:
 - Baud rate: 115200
 - Data bits: 8
 - Stop bit: 1
 - Parity: None
 - Flow control: None
- 4. Press SW3 to reset the EVK board and hello world will be printed to the terminal.

Serial Port Utility	
<u>File Edit View Tools H</u> elp	
🔒 🛃 🔚 🚾 🕂 —	
Serial Port Setting Port mbed S(COM99) Baudrate 115200 Data Bits 8 Parity None Stop Bits 1 Flow Type None Receive Setting	hello world.
Text Hex Auto Feed Line Display Send	
Display Time	
Send Setting Text Hex	Send
Loop 1000 🖨 ms	欢迎
COM99 OPENED, 115200, 8, NONE, 1	1, OFF Rx: 14 Bytes Tx: 0 Bytes
Figure 12. Hello World	

5.3 Programming the image to On-Board QSPI NOR Flash

- 1. Configure the board to QSPI NOR Flash Boot Mode by pulling up **SW7-3** and pull-down others. Change the firmware of OpenSDA to QSPI NOR Flash. Then power on the EVK board.
- 2. Open the hello_world demo in the SDK and select the project configuration as flexspi_nor_debug. Find evkbimxrt1050 hyper config.c as shown in Figure 13.

Examples

1) 2 🖻 🗗 📙 🗶 🗈 🗋 I 5 C 🛛	< Q > ≒ + = < Q > < I ▷ I ■ ● = O > , I ■ ■ .	
Workspace 🗸 🕈 🗙	evkbimxrt1050_hyper_config.c ×	
flexspi_nor_debug	<pre>hyperflash_config /* The Clear BSD License Copyright 2017 NXP All rights reserved. All rights reser</pre>	
Image: Second	<pre> other materials provided with the distribution. / / o Neither the name of the copyright holder nor the names of its /</pre>	→ → Ţ
Kana Kana Kana Kana Kana Kana Kana Kana		

3. Comment const flexspi_nor_config_t hyperflash_config and replace it as const flexspi_nor_config_t qspiflash_config (can replace the evkbimxrt1050_hyper_config.c file in the attachment. The new file has been configured for QSPI NOR Flash).



4. Then build the project and program the image to the Flash. Then, Hello World can be printed on the terminal.

5.4 Programming the image to a new QSPI NOR Flash

5.4.1 Programming the image to GD25LQ64C

This section will outline how to use a new QSPI NOR Flash. Take GD25LQ64C for example.

- Replace the const flexspi_nor_config_t hyperflash_config as const flexspi_nor_config_t qspiflash_config.
- 2. Open the IAR project, FlashIMXRT1050_EVK_FlexSPI_Example in the attachment. Build the project and find FlashIMXRT1050 EVK FlexSPI.out. Then copy it to IAR install path.

Date modified Type 2018/4/19 10:33 OUT File	Size	Name	Date modified	Туре	Size	
2018/4/19 10:33 OUT File	the second se					
	67.KB	FlashiMX35_PDK_NAND.fla	h 2018/2/21 0:18	FLASH File	1 KB	
	UT NO	FlashiMX35_PDK_NAND.ma	c 2018/2/21 0.18	MAC File	1 KB	
		. I FlashiMX35_PDK_NAND.ou	2018/2/21 0:11	OUT File	49 KB	
		FlashIMXRT1050_EVK_FlexS	Pl.board 2018/2/21 0:11	BOARD File	1 KB	
		FlashIMXRT1050_EVK_FlexS	A.flash 2018/2/21 0:18	FLASH File	1 KB	
		FlashIMXRT1050_EVK_FloxS	A.mac 2018/2/21 0:18	MAC File	5 KB	
		FlashIMXRT1050_EVK_FlexS	A.out 2018/2/21 0:11	OUT File	66 KB	
		FlashIMXRT1050_EVK_FlexS	PI-1:out 2018/4/12 16:12	OUT File	67 KB	
		FlashJN517x.out	2018/2/21 20:50	OUT File	142 KB	
		FlashK245xxx1M.board	2018/2/21 0:11	BOARD File	1 KB	
		FlashK24Sxxx256K.board	2018/2/21 0:11	BOARD File	1 KB	
		FlashK24Sxxx256K flash	2018/2/21 0:18	FLASH File	2 KB	
		FlashK27Fxxx256K.board	2018/2/21 0:11	BOARD File	1 KB	
		Y Da was seen a		ELASI LETT.	2.102	
			FlashMXRT 350 EVK, MAND.out HashMXRT 1050 EVK, FlosSi FlashMXRT 1050 EVK, FlosSi FlashXXRT 1050 EVK, FlosSi	Imanibation Flashbatt 2018/2/21 0.11 Imanibatt Imanibatt 2018/2/21 0.11 Imanibatt Flashbatt 2018/2/21 0.11	Imath/MX35_PDK_NAND.out 2018/2/21 011 OUT File Imath/MX1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/MX1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/MX1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/MX1100_UVX_File>Docard 2018/2/21 018 MAC File Imath/MX1100_UVX_File>Docard 2018/2/21 011 MAC File Imath/MX1100_UVX_File>Docard 2018/2/21 011 OUT File Imath/MX1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/X1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/X1100_UVX_File>Docard 2018/2/21 011 BOWD File Imath/X1100_UVX_File>Docard 2018/2/21 011 BOARD File	Imach/MXX5_PDK_MAND_out 2018/2/21 0:11 OUT File 49 KB Imach/MXX5_PDK_MAND_out 2018/2/21 0:11 BOARD File 1 KB Imach/MXX1050_EXX_FloasHD and 2018/2/21 0:11 BOARD File 1 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:18 MAC File 1 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:18 MAC File 5 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:18 MAC File 5 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:11 OUT File 66 KR Imach/MXX1050_EXX_FloasMU 2018/2/21 0:11 OUT File 67 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imach/MXX1050_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imach/MX500_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imach/MX500_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imach/MX500_EXX_FloasMU 2018/2/21 0:11 BOARD File 1 KB Imath/MX500_EXX_FloasS

3. Build the project and download. Then, Hello World can be printed on the terminal.

5.4.1.1 Differences between the two Flash configuration parameters

Differences between Hyper Flash and QSPI NOR Flash configruation parameters include:

• Look Up Table (LUT)

LUT is an internal memory to preserve a number of preprogrammed sequences. Each sequence consists of up to eight instructions which are executed sequentially. When a flash access is triggered by an IP command or an AHB command, FlexSPI controller will fetch the sequence from LUT according to sequence index/number and execute it to generate a valid flash transaction on SPI interface.

• Read Sample Clock Source

Hyper Flash uses external input from DQS Pad but QSPI NOR Flash uses Loopback from DQS Pad.

• Serial Flash Type

Hyper Flash is Octal and QSPI NOR Flash is Quad.

A comparison tool can help to find other differences.

5.4.1.2 Differences between the two flashloaders

Differences between Hyper Flash and QSPI NOR Flash flashloaders include:

QE bit position between of GD and ISSI

shows the main difference between two flash loaders. The left one is the original function and the other one is the modified function.



Other difference can be found by comparison tool.

NOTE

The default flashloader can be found in your IAR install path: IAR Systems\Embedded Workbench 8.0 2\arm\src\flashloader\NXP\FlashIMXRT1050 EVK FlexSPI.

The modified flashloader can be found in the attached file.

5.4.2 Programming the image to GD25Q64C

This section introduces how to use a new QSPI NOR Flash. Take GD25Q64C for example. Besides the value of power supply, there are some differences between GD25LQ64C and GD25Q64C.

NOTE -

The power supply of GD25Q64C is 3.3 V, but the default power supply is 1.8 V. DO modify the power supply voltage.

Г

Examples

		abiez. oomin	iunus (ounu						ч				able2. Comma	inds (Standa	rd/Dual/Quad	I SPI)		
ommand Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes		-		Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Vrite Enable	06H										Write Enable	06H						
Write Disable	04H								· ·		Write Disable	04H						
Volatile SR	50H								D,		Volatile SR	50H						
Write Enable									6		Write Enable	1.12						
Read Status Register	05H	(S7-S0)					(continuous)				Read Status Register-1	05H	(S7-S0)					(continuous)
Read Olalus Register-1	0511	(015-00)					(continuous)	n			Read Status Register-2	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8							1	Read Status Register-5	ISH	(323-310)					(continuous)
Read Data	0011	A20-A10	A15-A0	A7-A0	(07-00)	(Next byte)	(continuous)	-			Write Status Register-1	01H	S7-S0					
Fast Read	OBH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)				Write Status Register-2	31H	S15-S8					
Dual Output	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)				Write Status Register-3	11H	S23-S16					
Fast Read											Read Data	0011	A20-A10	A15-A0	A7-A0	(D7-D0)	(Next byte)	(continuous)
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)				Fast Read	OBH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Fast Read Quad Output	6BH	A23-A16	M7-M0 ⁽²⁾ A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)				Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read											Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾	(Next	(Next byte)	(continuous)
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)				Fast Read			M7-M0 ⁽²⁾	(byte)	(),	(,
Fast Read		M7-M0 ⁽⁴⁾									Quad Output	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Quad I/O Word	E7H	A23-A0	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)				Fast Read			**************************************				
Fast Read ⁽⁷⁾		M7-M0 ⁽⁴⁾		-							Quad I/O	EBH	A23-A0	dummv ⁽⁵⁾	(D7-D0) ⁽³⁾	(Next	(Next byte)	(continuous)
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte					Fast Read		M7-M0 ⁽⁴⁾			byte)		1.000
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0						Quad I/O Word	E7H	A23-A0	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾	(Next	(Next byte)	(continuous)
Sector Erase	20H	A23-A16	A15-A8	A7-A0							Fast Read ⁽⁷⁾		M7-M0 ⁽⁴⁾			byte)		
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0							Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0							Quad Page Program	32H	A23-A16	A15.48	47-40	D7-D0	Next byte	continuous
Chip Erase	C7/60H										audur ager regiant	FOL	100 110		17.10	07.00		contantatous
Enable QPI	38H										Fast Page Program	F2H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Enable Reset	66H										Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Reset	99H										Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Set Burst with Wrap	77H	W6-W4									Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Program/Erase Suspend	75H										Chip Erase	C7/60 H						
Program/Erase Resume	7AH										Enable Reset	66H						
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)				Reset	99H						
											Set Burst with Wrap	77H	dummy ⁽⁹⁾					
			13											13				

The difference is the value of Write Status Register and the command format, so that the value related with these registers need to modify.

1. Open the FlashIMXRT1050 EVK FlexSPI Example with IAR. Find the LUT and modify the value, as shown in Figure 18.

/*Write Status Register sequence*/				
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+0] = FLEXSPI_LUT_INST(LUT_CODE_CMD_SDR,</pre>	LUT_PADS_ONE,	ISSI_CMD_WRSR);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+1] = FLEXSPI_LUT_INST(LUT_CODE_WRITE_SDR,</pre>	LUT_PADS_ONE,	2);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+2] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	0,	0);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+3] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	0,	0);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+4] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	0,	0);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+5] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	Ο,	0);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+6] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	0,	0);		
<pre>lut_table[WR_STATUS_REG_LUT_INDEX+7] = FLEXSPI_LUT_INST(LUT_CODE_STOP,</pre>	0,	0);		
,				
Figure 18. Modify the value form ISSI_CMD_WRSR from 0x01H to 0x31H				

2. Write register format needs to be changed to 8-bit, as shown in Figure 19.



3. Build this project and copy the .out file as described in Programming the image to On-Board QSPI NOR Flash.

5.5 Programming the image to a new QSPI NOR Flash with MCUXpresso IDE

Select MIMXRT10XX_SFDP_QSPI.cfx for LinkServer flash driver. Almost all standard SPI NOR Flash support SFDP.

Meonpresso inc	
LinkServer flash driver	IDE
Flash Driver	
Flash driver MIMXRT1060_SFDP_QSPI.cfx MIMXRT1015_SFDP_QSPI.cfx MIMXRT1020-EVK_IS25LP064.cfx MIMXRT1020_SFDP_QSPI.cfx MIMXRT1050-EVK_IS25WP064A.cfx MIMXRT1050-EVK_S26KS512S.cfx MIMXRT1050-EVK_S26KS512S.cfx MIMXRT1050-EcoXiP_ATXP032.cfx MIMXRT1050-SFDP_HYPERFLASH.cfx Add Flash MIMXRT1050_SFDP_QSPI.cfx	Image: Browse project Browse workspace OK Cancel Merge Export
 MIMXRT1060_SFDP_QSPI.cfx MIMXRT1064.cfx MIMXRT600_SFDP_MXIC_OPI.cfx MIMXRT600_SFDP_MXIC_OPI_S.cfx MIMXRT600_SFDP_QSFI_S.cfx MIMXRT600_SFDP_QSFI_Cfx PN7xxxxx_154k.cfx PN7xxxxx_158k.cfx 	OK Cancel

5.6 Modifying boot header for NOR flash XIP booting

Refer to the flash datasheet to modify the parameters of flexspi_nor_config_t in the evkmimxrt10xx_flexspi_nor_config.c file.



The following gives examples for how to modify the parameters of FLEXSPI LUT SEQ() for NOR flash XIP booting.

5.6.1 ISSI IS25WP064A in Quad SPI mode

Refer to the ISSI IS25WP064A datasheet to get instruction code and dummy cycles info for Fast Read Quad I/O.



5.6.2 Winbond W25Q32 in Quad SPI mode

Refer to the Winbond W25Q32 datasheet to get instruction code and dummy cycles info for Fast Read Quad I/O.

```
#if defined(XIP BOOT HEADER ENABLE) && (XIP BOOT HEADER ENABLE == 1)
 #if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
  _attribute__((section(".boot_hdr.conf")))
 #elif defined(__ICCARM__)
 #pragma location = ".boot_hdr.conf"
 #endif
 const flexspi_nor_config_t qspiflash_config = {
     .memConfig =
         {
                       = FLEXSPI_CFG_BLK_TAG,
             .tag
             .version
                             = FLEXSPI CFG BLK VERSION,
             .readSampleClkSrc = kFlexSPIReadSampleClk_LoopbackFromDqsPad,
             .csHoldTime
                           = 3u,
             .csSetupTime
                              = 3u,
             .sflashPadType = kSerialFlash_4Pads,
             .serialClkFreq = kFlexSpiSerialClk_100MHz,
             .sflashA1Size
                              = 4u * 1024u * 1024u,
             .lookupTable =
                 {
                     // Read LUTs
                     FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0xEB, RADDR_SDR, FLEXSPI_4PAD, 0x18),
                     FLEXSPI_LUT_SEQ(DUMMY_SDR, FLEXSPI_4PAD, 0x04, READ_SDR, FLEXSPI_4PAD, 0x04),
                 },
         },
     .pageSize
                        = 256u,
                        = 4u * 1024u,
     .sectorSize
                         = 64u * 1024u,
     .blockSize
     .isUniformBlockSize = false,
 };
 #endif /* XIP_BOOT_HEADER_ENABLE */
Figure 23. Parameter updating for Fast Read Quad I/O
```

5.6.3 Winbond W25Q32 in dual SPI mode

Refer to the Winbond W25Q32 datasheet to get instruction code and dummy cycles info for Fast Read Dual I/O.

- Modify the structure member .sflashPadType to kSerialFlash_2Pads.
- Modify the parameter of FLEXSPI LUT SEQ() to FLEXSPI_2PAD.

```
18 #if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1)
19 #if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
20 __attribute__((section(".boot_hdr.conf")))
21 #elif defined(__ICCARM__)
22 #pragma location = ".boot_hdr.conf"
23 #endif
24
25 const flexspi_nor_config_t qspiflash_config = {
26
       .memConfig =
27
           {
28
                                 = FLEXSPI_CFG_BLK_TAG,
               .tag
29
               .version
                                 = FLEXSPI_CFG_BLK_VERSION,
30
               .readSampleClkSrc = kFlexSPIReadSampleClk_LoopbackFromDqsPad,
31
               .csHoldTime = 3u,
32
               .csSetupTime
                                 = 3u,
33
               .sflashPadType = kSerialFlash_2Pads,
34
               .serialClkFreq
                                 = kFlexSpiSerialClk_100MHz,
35
                                 = 4u * 1024u * 1024u,
               .sflashA1Size
36
               .lookupTable =
37
                   {
38
                        // Read LUTs
                       FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI 1PAD, 0xBB, RADDR_SDR, FLEXSPI_2PAD, 0x18),
39
                       FLEXSPI_LUT_SEQ(DUMMY_SDR, FLEXSPI_2PAD, 0x00, READ_SDR, FLEXSPI_2PAD, 0x04),
40
41
                   },
42
           },
43
        .pageSize
                           = 256u,
44
       .sectorSize
                           = 4u * 1024u,
45
                           = 64u * 1024u,
       .blockSize
46
       .isUniformBlockSize = false,
47 };
48 #endif /* XIP_BOOT_HEADER_ENABLE */
Figure 24. Parameter updating for Fast Read Quad I/O
```

5.6.4 Winbond W25Q32 in standard SPI mode

Refer to the Winbond W25Q32 datasheet to get instruction code and dummy cycles info for Fast Read.

- Modify the structure member .sflashPadType to kSerialFlash_1Pads.
- Modify the parameter of FLEXSPI LUT SEQ() to FLEXSPI_1PAD.

```
18 #if defined(XIP BOOT HEADER ENABLE) && (XIP BOOT HEADER ENABLE == 1)
19 #if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
20 __attribute__((section(".boot_hdr.conf")))
21 #elif defined(__ICCARM__)
22 #pragma location = ".boot_hdr.conf"
23 #endif
24
25 const flexspi_nor_config_t qspiflash_config = {
26
        .memConfig =
27
            {
28
                .tag
                                  = FLEXSPI CFG BLK TAG,
29
                .version
                                 = FLEXSPI CFG BLK VERSION,
30
                .readSampleClkSrc = kFlexSPIReadSampleClk LoopbackFromDqsPad,
                               = 3u,
31
                .csHoldTime
                                  = 3u,
32
                .csSetupTime
                                  = kSerialFlash_1Pad,
33
                .sflashPadType
34
                .serialClkFreq
                                  = kFlexSpiSerialClk_100MHz,
35
                .sflashA1Size
                                  = 4u * 1024u * 1024u,
                .lookupTable =
36
37
                    {
38
                        // Read LUTs
39
                        FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x0B, RADDR_SDR, FLEXSPI_1PAD,
                                                                                               0x18),
40
                        FLEXSPI_LUT_SEQ(DUMMY_SDR, FLEXSPI_1PAD, 0x08, READ_SDR, FLEXSPI_1PAD, 0x04),
41
                    },
42
           },
43
        .pageSize
                            = 256u,
44
        .sectorSize
                            = 4u * 1024u,
45
                            = 64u * 1024u,
        .blockSize
46
        .isUniformBlockSize = false,
47 };
48 #endif /* XIP BOOT HEADER ENABLE */
Figure 25. Parameter updating for Fast Read Quad I/O
```

6 Revision history

Table 4. Revision history

Revision number	Date	Substantive changes
0	05/2018	Initial release
1	10/2019	Added Programming the image to a new QSPI NOR Flash with MCUXpresso IDE and Modifying boot header for NOR flash XIP booting.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2018-2019.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 10/2019 Document identifier: AN12183

