

Freescale Semiconductor Reference Manual Addendum MCF5475RMAD Rev. 5, 4/2009

MCF5475 Reference Manual Errata

by: Microcontroller Solutions Group

This errata document describes corrections to the *MCF5475 Reference Manual*, order number MCF5475RM. For convenience, the addenda items are grouped by revision. Please check our website at http://www.freescale.com/coldfire for the latest updates.

The current version available of the *MCF5475 Reference Manual* is Revision 5.

Table of Contents

1	Errata for Revision 5	2
2	Errata for Revision 4	2
3	Errata for Revision 3	6
4	Errata for Revision 2.1	8
5	Revision History	15



© Freescale Semiconductor, Inc., 2009. All rights reserved.



Errata for Revision 5

1 Errata for Revision 5

None to report.

2 Errata for Revision 4

Table 1. MCF5475RM Rev 4 Errata

Location				De	escription			
Table 1-2/Page 1-7	Re	Replace with the following table:						
		AD[12:8] ¹	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)		
		00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66		
		00101	1:2	25.0-44.42	50.0-88.83 ²	100.0–177.66		
		01111	1:4	25.0–33.3	100–133.33	200–266.66		
		NOTES: ¹ All other va ² Note that D Check with	alues of Al DR memo the mem	D[12:8] are reserved. ories typically have a minimu ory component specification:	m speed of 83 MHz. Some vendors s s to verify.	pecifiy down to 75 MHz.		
Table 2-1/Page 2-3	Re Ad	Remove extraneous overbars from the following signals: TSIZ1, TSIZ0 Add overbar to PCITRDY.						
Table 2-1/Page 2-6	E1 E1	 E1MDIO entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up. E1MDC entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up. Change I/O entry from "O:I/O" to "O". 						
Table 2-2/Page 2-10	Re Ad	Remove extraneous overbars from the following pin/signals: A15/DSI, W23/DSPICS5, AA23/IVDD, AA25/PCS0TXD, AB26/PPSC1PSC02. Add overbar to B13/RSTI.						
Table 2-4/Page 2-22	Re	place with t	he follo	wing table:				
		AD[12:8] ¹	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)		
		00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66		
		00101	1:2	25.0–44.42	50.0-88.83 ²	100.0–177.66		
		01111	1:4	25.0–33.3	100–133.33	200–266.66		
	 NOTES: All other values of AD[12:8] are reserved. Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specifiy down to 75 MHz. Check with the memory component specifications to verify. 							
Table 2-7/Page 2-24	Sw	/ap the bit s read and w	ettings f rite cycl	for AD3 in this table. W es. When negated, BE	hen AD3 is asserted, BE[3:0 [3:0] are asserted for write c] are asserted for both cycles only.		
Section 2.2.8.2/Page 2-26	Ch	ange sente Vbus monit	nce fror or input	m "This is the USB cat , which is 5 V tolerant.	ole Vbus monitor input." to "T "	his is the USB cable		
Section 7.13/Page 7-30	Ch	ange value cache-inhib	written ited, im	to D0 in first line of co precise mode.	de from 0xA30C_8100 to 0x	A70C_8100 to enable		



Errata for Revision 4

Location	Description						
Table 10-1/Page 10-2	2 Replace with the following table:						
	AD[12:8]	Clock Ratio	CLKIN– FlexBus I Range	-PCI and Frequency e (MHz)	Intern and	aal XLB, SDRAM bus, PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)
	00011	1:2	41.67	-66.66		83.33–133.33	166.66–266.66
	00101	1:2	25.0-	-44.42		50.0-88.83 ²	100.0–177.66
	01111	1:4	25.0	-33.3		100–133.33	200–266.66
	NOTES: ¹ All other ² Note tha Check w	values of A t DDR mem ith the mem	D[12:8] are resorted are resorted by the second sec	served. have a minimu ht specification	Im speed of s to verify.	f 83 MHz. Some vendors spo	ecifiy down to 75 MHz.
Table 11-1/Page 11-2	Change GSI	R <i>n</i> 's Acce	ess entry to	R/W as sor	ne status	s bits may be cleared b	by writing a 1 to them.
Figure 11-4/Page 11-7	Change GSI a 1 to clea	Change GSR <i>n</i> [TEXP, PWMP, COMP, CAPT] bits' write row to 'w1c' as they may be written with a 1 to clear them.					
Table 12-1/Page 12-1	Change SSF	R <i>n</i> 's Acce	ss entry to	R/W as son	ne status	s bits may be cleared b	by writing a 1 to them.
Figure 12-4/Page 12-4	Change SSF	R <i>n</i> [BE, S ⁻	T] bits' write	e row to 'w1	c' as the	y may be written with	a 1 to clear them.
Table 13-1/Page 13-2	Replace tab	e with the	e one belov	v to better il	lustrate t	the interrupt priority ar	nd level assignments.
							7
		ln: I	terrupt Level	Prior	ity	Supported Interrupt	
		10	CR[IL]	ICR[I	P]	oouroes	
				5		#8–63	
				4			
			7	— (Mid-	point)	#7 (IRQ7)	
				3			
				1		#8–63	
				0			
				7–4	1	#8–63	
			6	— (Mid-	point)	#6 (IRQ6)	
				3-0)	#8-63	_
			5	— (Mid-	point)	#5 (IRQ5)	
				3–0)	#8–63	
				7–4	1	#8–63	
			4	— (Mid-	point)	#4 (IRQ4)	
				3-0)	#8–63 #8–63	-
			3	— (Mid-	+ point)	#3 (IRQ3)	
				3–0)	#8–63	-
				7-4	1	#8–63	
			2	— (Mid-	point)	#2 (IRQ2)	
				3-0)	#8-63	
			1	7-4	t noint)	#8-63 #1 (IPO1)	-
			I	(IVIId- .3-()	#1 (IRQ1) #8–63	-

Table 1. MCF5475RM Rev 4 Errata (continued)



Table 1. MCF5475RM Rev 4 Errata (continued)

Location	Description
Chapter 17	Change instances throughout of 4-1-1-1 to 3-1-1-1, 4-2-2-2 to 3-2-2-2, and 3-1-1-1 to 2-1-1-1.
Figure 17-28/Page 17-28	Remove internal termination dashed lines for FBCS, BE/BWE, TBST, and OE signals.
Figure 17-32/Page 17-30	Remove internal termination dashed lines for FBCS, BE/BWE, TBST, and OE signals.
Figure 17-34/Page 17-31	Remove internal termination dashed lines for FBCS, BE/BWE, TBST, and OE signals.
Section 21.4.4.5/Page 21-8	Add the following at the end of the RNG section: CAUTION There is no known cryptographic proof showing that this is a secure method of generating random data. In fact, there may be an attack against the random number generator if its output is used directly in a cryptographic application (the attack is based on the linearity of the internal shift registers). In light of this, it is highly recommended to use the random data produced by this module as an input seed to a NIST-approved (based on DES or SHA-1) or cryptographically-secure (RSA generator or BBS generator) random number generation algorithm. It is also recommended to use other sources of entropy along with the RNG to generate the seed to the pseudorandom algorithm. The more random sources combined to create the seed the better. The following is a list of sources which can be easily combined with the output of this module. • Current time using highest precision possible • Mouse and keyboard motions (or equivalent if being used on a cell phone or PDA) • Other entropy supplied directly by the user NOTE See Appendix D of the NIST Special Publication 800-90 "Recommendation for Random Number Generation Using Deterministic Random Bit Generators" for more information: • http://csrc.nist.gov
Table 26-2/Page 26-4	Correct PSCRFCR and PSCTFCR from 8 bits to 32 bits wide in memory map.
Section 26.7.2	Correct PSCRFCR and PSCTFCR values from 0F to 0C00_0000 throughout examples. Change WRITE TAG = 00 to WFR = 0 throughout examples.
Table 26-41/Page 26-49	 In step #1, change value of PSCSICR to 00 and remove the RxDCD sub-row as this bit is not implemented. In step #6, change value of PSCACR to 01 and remove the IEC1 sub-row as this bit is not implemented.
Table 26-44/Page 26-52	In step #6, remove the IEC1 sub-row as this bit is not implemented.
Section 27.7.2.4/Page 27-21	Change second sentence from "The TX FIFO holds from 1 to 16 longwords" to "The TX FIFO holds from 1 to 4 longwords"
Section 27.7.2.5/Page 27-22	Change second sentence from "The RX FIFO holds from 1 to 16 received" to "The RX FIFO holds from 1 to 4 received"
Chapter 29	Add note to beginning of chapter: CAUTION The MCF547x devices contain a silicon errata that affects the usage of the USB device controller. Please see MCF5475 Device Errata (MCF5475DE) at http://www.freescale.com/coldfire for details.
Section 29.3.4.5.2/Page 29-54	Add the following to the end of step #5: "In the case of a Control Read, an empty Data OUT packet is used in the status stage to indicate a successful transfer. To accomplish this, the TXZERO bit in the EP <i>n</i> OUTSR should also be set."
Table 30-4/Page 30-6	Correct MIB block counters end addresses to MBAR + 0x92FF and MBAR + 0x9AFF

MCF5475 Reference Manual Errata, Rev. 5



Location	Description
Table 31-1/Page 31-1	Remove extraneous overbars from the following signals: SDDATA31, SDADDR4, SDDATA16, SDDQS2, VSS, EVDD, USBVDD, SDBA1, SDBA0.
Figure 31-1/Page 31-8	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-2/Page 31-9	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-3/Page 31-10	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 31-4/Page 31-11	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 31-5/Page 31-12	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-6/Page 31-13	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-7/Page 31-14	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25.
Figure 31-8/Page 31-15	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 31-9/Page 31-16	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-10/Page 31-17	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVDD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-11/Page 31-18	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 31-12/Page 31-19	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0. Change figure title from "MCF5475/5474 Lower Right" to "MCF5471/5470 Lower Right"
Section 31.6/Page 31-20	Update package drawing. See http://www.freescale.com and do a keyword search for 98ARS23880W for the updated drawing.



Errata for Revision 3

3 Errata for Revision 3

Table 2. MCF5475RM Rev 3 Errata

Location			Description				
Section 28.1.2/Page 28-1	Added the follow	Added the following note at the end of the features list:					
		NOTE					
		The USB 2.0 device controller requires a minimum XLB/system clock frequency of 66 MHz.					
Section 28.1.3.1/Page 28-2	Added the follow	ring note at the en	d of this section:				
			NOTE				
		The USB 2.0 XLB/system clo	device controller requires a m ck frequency of 66 MHz.	iinimum			
Section 24.1.3/Page 24-3	Replaced the Co	omm Timer Extern	al Clock table with the following				
		Table 24-1 C	omm Timers External Clock				
		Channel	External Signal				
		0	PSC0BCLK				
		1	PSC1BCLK				
		2	PSC2BCLK				
		3	PSC3BCLK				
	4 TIN0						
		5	TIN1				
		6	TIN2				
		7	TIN3				
		troller chapter th	at describes the features of the FIF	O controller implemented			
	on many of the communication peripherals.						
Section 28.2.1/Page 28-5	Added the following additional note below the existing note:						
	8- and 16-bit registers (offsets 0xB000 to 0xB3FF) should not be accessed until the MCF547x is connected to a USB with a stable VBUS. The interrupt generated at the end of the reset signalling (USBISR[RSTSTOP]) can be used as an idication of a stable USB connection.						



Table 2. MCF5475RM Rev	3	Errata	(continued)
------------------------	---	--------	-------------

Location			Description					
Section 28.2.4.4/Page 28-33	Changed the INT	bit description	n to:					
	Interrupt. This bit endpoints. When determine how to controller will sen 0 No interrupt pe 1 Interrupt pendi	Interrupt. This bit is set and cleared by the application and is only relevant for interrupt IN endpoints. When an interrupt IN token is received, the USB device controller will use this bit to determine how to respond. If cleared, a NAK response will be sent. If set, the USB device controller will send a data packet if data is available or a NAK if no data is available. 0 No interrupt pending on this endpoint (default). 1 Interrupt pending on this endpoint.						
	Changed the TXZERO bit description to:							
	Transmit a zero byte packet. For control endpoints, this bit should only be set by the application and cleared by the USB device controller. For non-control endpoints, the application must set this bit prior to sending a zero-byte packet to the host, and clear this bit after the zero-byte data packet has been successfully transmitted to the host. 0 NOP (default). 1 Transmit a zero-byte packet							
	Changed the CCOMP bit description to:							
	Control command complete. Relevant only for control endpoints. For those commands that do not need application intervention, the application can ignore the CCOMP bit. It will be reset in the setup phase and set in the status phase automatically. It will remain set until the next setup token for the particular endpoint is received. For commands that require application intervention, the application must set this bit when it completes the activity for the command. This bit should not be cleared by the application. 0 Control command in process (default). 1 Control command completed.							
Section 28.2.5.2/Page 28-36	Updated FIFOHI	and FIFOLO (descriptions:					
	5	FIFOHI	FIFO high. When configured as an OUT FIFO, this indicates that the number of bytes in the FIFO has surpassed the high level alarm value.					
	4	4 FIFOLO FIFO low. When configured as an IN FIFO, this indicates that the number of bytes in the FIFO has fallen below the FIFO low level alarm value.						



Errata for Revision 2.1

Location	Description
Section 28.3/Page 28-50	Made minor layout changes throughout the Functional Description section. Some major updates include the addition of some clarified Handshake information and the addition of a section on "Sending Zero-Length Packets":
	A packet with a payload size less than <i>wMaxPacketSize</i> is used to indicate the end of a transfer. For transfers with a total payload that is evenly divisible by <i>wMaxPacketSize</i> , a zero-length packet (ZLP) may need to be transferred to indicate to the Host that the transfer has ended. To send a zero-length packet on an endpoint other then endpoint zero (EP0), the following steps should be followed:
	 Wait for the EOF event for the packet with the last data payload. This will ensure that the IN endpoint's FIFO is empty. Set the TXZERO bit in the EP0SR or EP<i>n</i>INSR.
	 Clear the TXZERO bit immediately after the ZLP has been sent. The USBAISR[ACK] event and EPINFO register can be monitored to determine that the ZLP from the active endpoint was properly received.
	It is important that the FIFO be empty when the TXZERO bit is set. Once set, the USB Device Controller will send a ZLP even if valid data is present in the FIFO.
	It is also important that the application clears the TXZERO bit as soon as possible after the ZLP is sent. The USB 2.0 Device Controller will continue to send ZLPs in response to IN tokens for the same endpoint until the TXZERO bit is cleared.
	For EP0, the TXZERO bit should only be set by the application. The USB 2.0 Device Controller will clear the TXZERO bit automatically.

Table 2. MCF5475RM Rev 3 Errata (continued)

4 Errata for Revision 2.1

Table 3. MCF5475RM Rev 2.1 Errata

Location	Description
Throughout	Replace all instances of MAPBGA with PBGA, as this is the correct package that the devices are available in.
Figure 2-1/Page 2-2	 Replace all PPSCL<i>n</i> entries in the figure with PPSC1PSC0<i>n</i>. There is no PPSCL port. PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03. PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02. PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07. PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06. PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23. PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22. PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27. PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.
Table 2-1/Page 2-3	Add column to indicate whether the signal has a pull-up resistor. These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER
Table 2-1/Page 2-3	Remove overbars from the following signals: FBADDR1, FBADDR0, SDDATA, SDADDR, SDBA, TIN3, TOUT3



Table 3. MCF5475RM Rev 2.1 Errata (continued)

Location		Description								
Table 2-1/Page 2-3	In entry AD6 latch enable	In entry AD6, remove overbar from ALE and change description from "Transfer start" to "Address latch enable"								
Table 2-1/Page 2-5	Add overbar	Add overbars to IRQ[6:5].								
Table 2-2/Page 2-11	 Replace F port. Replace F port. 	 Replace PPSCL<i>n</i> entries under the GPIO column with PPSC1PSC0<i>n</i>. There is no PPSCL port. Replace PPSCH<i>n</i> entries under the GPIO column with PPSC3PSC2<i>n</i>. There is no PPSCH port. 								
Table 2-2/Page 2-11	The GPIO bit number for each of the UART control signals are incorrect for Table 2-2. However, they are correct for Table 2-1: • Y23/PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06. • AB23/PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26. • AB26/PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02. • AC19/PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23. • AD26/PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22. • AE23/PSC0CTS pin: Change GPIO entry from PPSCL3 to PPSC3PSC22. • AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC3PSC23. • AF23/PSC3CTS pin: Change GPIO entry from PPSCL6 to PPSC3PSC27. • AF25/PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.									
Table 2-2/Page 2-12	Remove overbars from the following signals: IVDD, TCK, PLLVDD, PSTDDATA1, PSTDDATA7, SDDATA21, PSTDDATA2, E1RXCLK, E1RXD2, SDVDD, SDDATA31, SDADDR4, DSCLK, VSS, EVDD, PCIAD29, PCIAD30, SCL, SDDATA16, AD17, AD20, E1CRS, E0TXD2, TOUT2, TOUT1, PSC2TXD, ALE, E0TXD3, SDBA1, SDBA0, USBVDD, PSC3RXD, AD25, USBRBIAS, TIN1, TIN2, TIN0									
Table 2-2/ Page 2-12	Add overbar	s to the	ofollowing signals: IRQ3,	, IRQ2						
Table 2-4/Page 2-24	Replace tab	le with	the following: Table 4. MCF547x Di	ivide Ratio Encodings						
	AD[12:8] ¹ Clock CLKIN–PCI and FlexBus Frequency Range (MHz) Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz) Range (MHz)									
	00011	1:2	41.6–66.66	83.33–133.33	166.66–200	-				
	00101 1:2 25.0-44.44 50.0-88.8 ² 100.0-177.66									
	01111 1:4 25.0–33.3 100–133.33 200–266.66									
	 NOTES: All other values of AD[12:8] are reserved. Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specifiy down to 75 MHz. Check with the memory component specifications to verify. 									





Table 3. MCF5475RM Rev 2.1 Errata (continued)



Errata for Revision 2.1

Table 3. MCF5475RM Rev 2.1 Errata (continued)

Location				Description														
Section 10.2/Page 10-5 Ir				nsert the following section before section 10.2 "XL Bus Arbiter".														
10.2	10.2 PLL																	
10.2.	1 PLL	Memor	у Мар	/Regis	ter De	scriptio	ons											
							Table 5	i. Syste	m PLL	Memor	у Мар							
MBAR Offset				Name				Byte0 Byte1			Byte2 B		Byte3	Acc	Access			
		0x3	300	Sv	vstem PLL Control Register				SPCR					R	/W			
10.2.3	2 Svst	em Pl I	Cont	rol Re	rister (SPCR)						_	-						
The system PLL control register (SPCR) defines the clock enables used to control clocks to a set of peripherals. Unused																		
perip	herals	can hav	ve their	clock	stoppe	d, redu	cing po	ower co	onsump	otion. Ir	n additi	on, the	SPCR	contair	ns a re	ad-only	/ bit for t	the
syste	m PLL	lock st	atus. A	t reset	, the clo	ock ena	bles a	re set,	enablir	ng all sy	/stem I	PLL ga	ted out	tput cloo	cks.			
			00		00	07	00	05	0.4	00	00	04	00	10	40	47	40	
	R		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	VV	4	0	0			0					0				0		
	Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	R	0		CRY ENB		CAN1 EN	0	PSC EN	0		FEC1	FEC0		CAN0 EN	FB	PCI	MEM	
	W			LIND														
	Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Addr					MBAR + 0x300												
						Figure	e 2. Sys	stem PL	L Cont	rol Reg	ister (S	PCR)						
							Table	6. SPCI	R Field	Descrip	otions							
	Bits		Name							D	escript	ion]
	31		PLLK		System	PLL Lock	k Status	- Read-c	nly lock	status of	the syste	em PLL.						1
					1 PLL has obtained frequency lock 0 PLL has not locked													
3	30-15		_		Reserved, should be cleared.											1		
	14	(COREN		Core &	Communi I2C, Corr	ications m Time	Sub-Syst	tem Cloc xternal D	k Enable MA mod	- Contro	ls clocks	for the C	F4 Core,	System	SRAM, C	CommBus	1
-	13	C	RYENB		Crypto (Clock Ena	able B - (Controls	the fast o	clock to th	ne SEC							-
_	12	C	RYENA		Crypto (Clock Ena	able A - (Controls	the slow	clock to	the SEC							
_	11	C	CAN1EN		CAN1 C	Clock Ena	ble											1
_	10		_		Reserve	ed, should	d be clea	ared.										1
	9		PSCEN		PSC Cl	ock Enab	le - Cont	trols cloc	k for all F	SC mod	ules.							1
	8		—		Reserve	ed, should	d be clea	ared.										1
	7		USBEN		USB Cl	ock Enab	le											1
	6	F	EC1EN		FEC1 C	lock Ena	ble											
	5	F	EC0EN		FEC0 C	lock Ena	ble											1
	4		DMAEN		Multi-ch	annel DN	IA Clock	Enable]
	3	C	CAN0EN		CAN0 C	lock Ena	ble											
	2		FBEN		FlexBus	Clock E	nable											
1 PCIEN				PCI Bus Clock Enable														
	0 MEMEN Memory Clock Enable - Controls clocks of the SDRAM controller module																	



Errata for Revision 2.1

Location	Description							
Table 10-3/Page 10-9	Bits BA, DT, and AT: The 0 and 1 are switched. Setting each bit enables operation, while clearing disables operation. The 0 and 1 (or the corresponding descriptions) need to be swapped for all three bits.							
Section 11.4.2/Page 11-9	Remove all text from bullet item #2 starting with "This scenario works for all pulses except" This errata does not apply to this processor.							
Section 13.1.1/Page 13-2	Correct the cross-reference link at top of page that reads "Section 3.8.1, 'Exception Stack Frame Definition.'"							
Table 15-27/Page 15-26	In the bit 7-6, PAR1_E1MDC entry, change '11' bit setting description from: "E1MDC pin configured for FEC1 MDC function" to "E1MDC pin configured for FEC1 E1MDC function" to be consistent with rest of section.							
Table 15-34/Page 15-33	Remove extraneous "/" from "DSPICS0//SS" in second sentence of the PAR_CS0 bit description.							
Table 16-1/Page 16-2	Extend SSCR entry to include bytes 2 & 3 as well as bytes 0 and 1, since it is a 32 bit register.							
Section 17.6.5.4.2/Page 17-25	Change "transfer start" to "address latch enable" in second sentence.							
Section 21.5/Page 21-8	Split various 64-bit registers into two 32-bit registers labeled 'High' and 'Low' in memory map table as well as the following sections. Changed registers include: EUACR, SIMR, SISR, SICR, EUASR, CCPSR <i>n</i> .							
Table 22-5/Page 22-8	The JTAG IR codes are incorrect. Replace table with the following:							
	Instruction	IR[5:0]	Instruction Summary					
	EXTEST	000000	Selects boundary scan register while applying fixed values to output pins and asserting functional reset					
	SAMPLE	000001	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation					
	IDCODE	011101	Selects IDCODE register for shift					
	CLAMP	011111	Selects bypass while applying fixed values to output pins and asserting functional reset					
	HIGHZ	111101	Selects bypass register while tri-stating all output pins and asserting functional reset					
	ENABLE	000010	Selects TEST_CTRL register					
	BYPASS	111111	Selects bypass register for data operations					
Section 22.4.3.4/Page 22-9	Remove section	on, as the	e TEST_LEAKAGE instruction is not supported.					
Section 22.4.3.7/Page 22-9	Remove section, as the LOCKOUT_RECOVERY instruction is not supported.							
Table 23-20/Page 23-22	Correct Base Address Mask Register 1 mnemonic from EREQMASK0 to EREQMASK1.							
Section 23.3.4.2/Page 23-22	Correct overbar in first sentence. From "After DREQ is asserted, this register contains" to "After DREQ is asserted, this register contains"							

Table 3. MCF5475RM Rev 2.1 Errata (continued)



Errata for Revision 2.1

Location	Description							
Section 24.1.2/Page 24-3	Add the following section after section 24.1.2:							
	24.1.3 Comm Timer External Clock[7:0] The comm timer external clock is the alternate clock signal and is provided by the user. The user must write a 1 to CTCR[S] in the variable channel and write a 1001 to CTCR[S] within the fixed channel to select this signal. If this signal is selected, all timing will be with respect to this clock signal. This signal is restricted to being half the frequency or less of the system bus clock. Table 4-7. Comm Timers External Clock							
	Timer Channel External Signal							
		0	TIN0	-				
		1	TIN1	-				
		2	TIN2					
		3	TIN3					
		4	PSC3BCLK					
		5	PSC2BCLK					
		6	PSC1BCLK					
		7	PSC0BCLK					
Table 24-2/Page 24-5	In the S bit description change the 1001 setting from "Reserved" to "External clock"							
	And the S bit description should be: Clock enable source select. Selects the clock rate for the fixed timer channels. The clock rate for the timer is the internal system clock divided by an 8-bit prescaler. 1 External Clock 0 Sysclk Note: The external bus clock cannot be an faster than half the frequency of the system clock.							
Section 25.1/Page 25-1	Fix broken cross-reference to Figure 25-1.							
Table 25-13/Page 25-20	In description of TXRDY change PSCTFALARM to PSCTFAR							
Section 25.3.3.24/Page 25-30	Change bit 30 of PSCR wide.	FCRn/PSCTFCR	n register to reserved, as	the WFR field is only one-bit				
Table 25-30/Page 25-31	In description of ALARM change instance of "less than alarm bytes" to "more than alarm bytes" and change instance of "more than alarm bytes" to "less than alarm bytes".							
Figure 25-22/Page 25-33	Remove shading from W field as the PSCRFAR <i>n</i> and PSCTFAR <i>n</i> registers are R/W accessible							
Section 25.4/Page 25-44	Add section 15.3.7 "PSC FIFO System" from the <i>MPC5200 User's Manual</i> to before section 26.4.9 "Looping Modes." Change the following text to apply to the MCF547 <i>x</i> : MPC5200 \rightarrow MCF5477 <i>x</i> BestComm \rightarrow Multichannel DMA MR1 \rightarrow PSCMR1 <i>n</i> SR \rightarrow PSCSR <i>n</i> ORERR \rightarrow ERR							
Figre 26-1/Page 26-1	Change IFDR to I2FDR	and IADR to I2AI	DR in figure.					
Section 26.3.2.1/Page 26-3	Change instances of I2	AR to I2ADR.						
Section 26.3.2.3/Page 26-5	Change I2ICR to I2CR	throughout section	า.					
Chapter 26	After section 26.3.2.4, o	change instances	of R/W to R/W throughout	ut chapter.				



Errata for Revision 2.1

Table 3. MCF5475RM Rev 2.1 E	rrata (continued)
------------------------------	-------------------

Location	Description
Section 27.6.1/Page 27-5	Remove instances of MDIS bit as it is not present on this version of the DSPI.
Table 28-3/Page 28-13	USBCR[APPLOCK] bit description, the bit setting numbers are incorrrect. When cleared (0), APPLOCK is deasserted. When set (1), APPLOCK is asserted.
Table 28-29/Page 28-33	Endpoint status register's PSTALL entry: the last sentence should be "Setting this bit also sets USBAISR[EPSTALL]."
Table 28-37/Page 28-39	EPnISR[EOT] bit description, add a note to the last sentence of the first paragraph stating "The EOT interrupt will not assert for an isochronous OUT packet that experiences a PID sequencing error."
Section 28.4.3.1/Page 28-54	Add a section below USB Packets entitled "Handshakes" with the following paragraphs: "The USB device will return a NYET handshake packet to an OUT transaction if there is already data present in the FIFO and there are less than 2*MAXPACKETSIZE bytes free in the FIFO.
	In cases where the FIFO depth is larger than 2*MAXPACKETSIZE (i.e. 3x or 4x), the following behavior will occur. If after a transfer that returned a NYET handshake there is at least 1*MAXPACKETSIZE of free space in the FIFO, the device will ACK the first PING request from the host and accept another MAXPACKETSIZE transfer from the host. The device will again send a NYET handshake.
	The only time the device will NAK a PING is when there is less than 1*MAXPACKETSIZE of free space in the FIFO."
Table 29-41/Page 29-45	Change bit description of the FECFRST[SW_RST] bit to "Software Reset - This bit controls the soft reset of the FEC FIFOs. A soft reset will reset the FIFO pointers and byte counters but not the status and control registers. To cause a soft reset this bit should be set and then cleared by application software."
	Change bit description of the FECFRST[RST_CTL] bit to "Reset control - Setting this bit allows the FEC controller to perform a soft reset of the FIFOs when the FEC is disabled (ECR[ETHER_EN] cleared)."
Table 30-1/Page 30-1	Add column to indicate whether the signal has a pull-up resistor.
	These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI
	These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER
Table 30-1/Page 30-1	Ball P3 should be SD_VDD instead of EVDD.
Table 30-1/Page 30-1	The GPIO bit number for each of the UART control signals are incorrect for Table 30-1. However, they are correct for Table 2-1: • Y23/PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06. • AB23/PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26. • AB26/PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02. • AC19/PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23. • AD26/PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22. • AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC3PSC22. • AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03. • AF23/PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27. • AF25/PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.



Revision History

Table 3. MCF5475RM Rev 2.1 Errata (continued)

Location	Description
Table 30-1/Page 30-5	Remove overbar from ALE at location AD6.
Table 30-1/Page 30-7	 Replace PPSCL<i>n</i> entries under the GPIO column with PPSC1PSC0<i>n</i>. There is no PPSCL port. Replace PPSCH<i>n</i> entries under the GPIO column with PPSC3PSC2<i>n</i>. There is no PPSCH port.
Figure 30-3/Page 30-11	Remove overbar from ALE at location AD6.
Figure 30-7/Page 30-15	Remove overbar from ALE at location AD6.
Figure 30-11/Page 30-19	Remove overbar from ALE at location AD6.

5 Revision History

Table 8 provides a revision history for this document.

Rev. Number Substantive Changes Date of Release 0 Initial release. 08/2005 Added ball P3 errata Added DSPI MDIS errata • Added four USB chapter errata: USBCR[APPLOCK], PSTALL, EPnISR[EOT], and handshakes section addition. Added SDDATA and SDADDR errata. Added I2ICR→I2CR errata. Added MAPBGA→PBGA errata. 09/2005 1 Added many errata: Add/remove overbars to Table 2-1 & 2-2 · Correct ALE signal name, and remove overbars throughout · Fix clock divide ratio tables · Add clock frequency correlation figure Add PLL memory map section · Removal of GPT errata • Removal of extra "/" in PAR_CS0 bit description Add section regarding Comm Timer external clock Change CTCRn[S] bit description and diagram • Figure 25-1 broken cross-reference Correct PSCISRn[TXRDY] and PSCRFSRn,PSCTFSRn[ALARM] descriptions Make PSCRFARn and PSCTFARn register diagrams R/W Add section from MPC5200UM • Change I2AR \rightarrow I2ADR • Change $R/W \rightarrow R/W_b$ Change FECFRST[SW_RST,RST_CTL] bit descriptions

Table 8. Revision History Table

MCF5475 Reference Manual Errata, Rev. 5



Revision History

Rev. Number	Substantive Changes	Date of Release						
2	 Added PPSCL<i>n</i> and PPSCL<i>n</i> errata for Table 2-2 and Table 30-1 Added UART control signal's GPIO bit number errata in Table 2-2 and Table 30-1 Added JTAG IR codes errata Added PAR_E1MDC bit description errata. Added interrupt exception description errata in the ColdFire core chapter. Added broken cross-reference at beginning of Chapter 13. Added exception stack frame's second longword clarification. Added DMA Base Address Mask Register 1 mnemonic errata. Added extraneous overbar in DMA chapter. 	12/2005						
3	 Added XARB_CFG[BA,DT,AT] bit setting errata. Added SSCR register width errata. Added SEC 64-bit registers errata. Added PSCRFCR<i>n</i>/PSCTFCR<i>n</i>[30] bit errata. 	1/2006						
The following errata were added to Rev 3 of the MCF5475RM								
4	 Added errata regarding minimum system clock for proper operation of the USB controller. Added FIFO controller chapter errata. Added Comm Timer External Clock table errata. Added note regarding register access until USB is stable errata. Added EP<i>n</i>OUTSR and EP<i>n</i>INSR bit field description errata. Added EP<i>n</i>ISR bit field description errata. 	7/2006						
	The following errata were added to Rev 4 of the MCF5475RM							
4.1	 Added extraneous and missing overbars errata to signals table and pinout diagrams. Added USBVBUS errata. Added FEC MIB counter memory map errata. Added internal termination figure errata for longword write bursts. Added FlexBus chapter wait states errata. Added interrupt level/priority table. Added USB Device Requests step 5 errata. Added PSC examples errata. Added GSR<i>n</i> and SSR<i>n</i> register access errata. Added E1MDIO and E1MDC signal table errata. Added AD3 bit setting errata in overview chapter. Added cache initialization sequence errata. 	5/2007						
5	 Added package drawing errata. Added RNG caution and note. Added DSPI FIFO size errata. Added PSC PSCRFCR and PSCRFCR register size and example settings errata. Added MCF5475RM rev 5 section. 	4/2009						

Table 8. Revision History Table (continued)



Revision History

How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.© Freescale Semiconductor, Inc. 2009. All rights reserved.

MCF5475RMAD Rev. 5 4/2009