

Freescale Semiconductor Release Note POSRAMPKGRN_0_1_0 Jan 22, 2010 Rev. 0

Packet over SONET RAM Package Release 0.1.0

General

This release note reflects differences between *QUICC Engine*TM *Block Reference Manual with Protocol Interworking*, POS Specification, and the features which are available for this device using the provided microcode RAM packages. The following release note lists any exceptions to the features for this release of the specification. The note describes any addition to the specification or any missing functionality in comparison to the specification.

The user should follow tightly the instructions specified in the QE_Ucode_Loader file provided in the package in relation to the header files containing the code. These instructions assure proper operation and activation of the right features in the code.

Refer to the *QUICC Engine Microcode Errata* for all known issues related to this and other microcode packages.

This package includes the following core block: POS.

Availability

The table below shows the currently available packages by device.

Device	Loader File Name (.h)
MPC8360 rev 2.1	pos_mpc8360_r2.1.h
MPC8568 rev 1.1	pos_mpc8568_r1.1.h

© Freescale Semiconductor, Inc., 2008-2010. All rights reserved.



Limitations

UPC External-Rate mode for SPHY-POS has not been tested.

Revision History

	Release Date: Dec 15, 09 Revision Register Number: 0xB0101010
New Features	1-2 Bytes segments protection.
Removed Features	None
Bug Fixes	The PHY propagated ERROR (RERR) is not signaled in the RxBD.
	None

Table 2. Revision History for Release 0.1.0

Table 3. Revision History for Release 0.0.4

	Release Date: Aug 31, 09 Revision Register Number: 0xB0101004
New Features	Ethernet over POS framing
Removed Features	None
Bug Fixes	POS-MPHY TX Error Automatic recovery mode (EAR) is not functional.
	When MRU/MAXD is smaller than frame length, the last BD[frameLength] is wrong.

Table 4. Revision History for Release 0.0.3

	Release Date: Nov 12, 2008
New Features	None
Bug fixes	On the MPC8568E a major flaw was fixed.



Table 5. Revision History—Revision 0.0.2

	Release 0.0.2
New Features	None
Bug Fixes	No indication bit for Protocol Error. Protocol Error status bit {Rx SOP/RVAL Error} is not valid in RxBD.
	The user can run SPHY only over the 1st Device of each UPC.
	The Rx BD Ring Parameter data structures has to be maintained only in the internal multiuser memory.
	In PPPoS when the PPP header inserted by the U-code has a compressed PID and the first BD size equals to N*Segment size, the TX will send odd number of bytes in a non End of Packet block which is a valuation of POS handshake.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2008-2010. All rights reserved.

POSRAMPKGRN_0_1_0 Jan 22, 2010 Rev. 0



