

AEC-Q100G/Comm/Ind Tier Qual Results									
Objective: Cu wire qualification in FSL-TJN-FM for AW60&AC16 on 7x7LOFP&10x10LOFP Package									
Freescale P/N: Varies	Customer Name(s): Varies	Part Name: Varies	Product Name(s): Varies	Revision: Varies	Plan or Results: Rev 1.0 - Result See revision history				
Technology: 0.25um SGF	Package: 10x10LOFP6444, 7x7LOFP92 / 8426, 8256&300	Design Eng: Not applicable				QUARTZ Tracking #	NA		
Final Test Sites: FSL, CHD, FAH / FSL, TJN-FM / Final FSL, TJN-FM	Product Eng: Guo Donna, B06244					(Signature/Date shown below may be electronic)			
Maskset Rev'd	QA/Global Assembly: GAO	Operator Eng: Guo Rachel, R64564				GAO Approval (for DIM/OMI results): Rachel Guo, Jun.17.2013			
Die Size (in mm) W x L x T	NPI PRQ#: Long Nancy, R07252	Lot A	Lot B	Lot C	NPI PRQ# Approval Signature & Date: Nancy Long, Jun.15.2013				
Part Operating Temp. (Grade)	Grade 1	-40°C to +125°C	Trace Data Code:			CAB Approval Signature & Date: Jun.17.2013	Customer Approval Signature & Date: May be N/A		

TESTS HIGHLIGHTED IN YELLOW WILL BE PERFORMED FOR THIS STUDY

This testing is performed by Freescale Reliability Lab (TJN) unless otherwise noted in the Comments.

GROUP A - ACCELERATED ENVIRONMENTAL STRESS TESTS

Stress Test	Reference	Test Conditions	End Point Requirements	Minimum Sample Size	# of Lots	Total Units including spares	Results Lot ID: (P/F/A/S) NA=Not Applicable	Comments or Generic Data
PC	JESD22-A113 J-STD-020	Preconditioning (PC): PC required for SMDs only. MSL 3 @ 265°C, -5/0°C (or document otherwise with justification)	TEST @ RH	All surface mount devices prior to THE, HAST, AC, UHST, TC, PC+PTC and as required per test conditions.			passed	Generic data: 2020057, JM60 (CHD, M36H), 64LOFP-077 2020037, DRAC04 (CHD, L11Y), 64LOFP-077 0215084, Cells(CHD, N03F), 44LOFP-077 0197826, DRAC04 (TSMC3, N2ZA), 64LOFP-077 0206678, GE32(CHD, M49M), 32LOFP-077
HAST	JESD22-A101 A110	Highly Accelerated Stress Test (HAST): PC before HAST (for SMDs only). Required HAST = 120°C/85%RH for 96 hrs (Bias = Max Vdd (or justify otherwise)). Timed RO of 2-8hrs. MAX	TEST @ RH	77	0	0	passed	Generic data: 2020057, JM60 (CHD, M36H), 64LOFP-077 0197826, DRAC04 (TSMC3, N2ZA), 64LOFP-077 0206678, GE32(CHD, M49M), 32LOFP-077 0202929, AC16(TSMC3, N2ZA), 32LOFP-077
AC	JESD22-A102 A118	Autoclave (AC): PC before AC (for SMDs only). Required AC = 121°C/100%RH for 96 hrs. Timed RO of 2-48hrs. MAX	TEST @ R	77	0	0	passed	Generic data: 2020057, JM60 (CHD, M36H), 64LOFP-077 0197826, DRAC04 (TSMC3, N2ZA), 64LOFP-077 0206678, GE32(CHD, M49M), 32LOFP-077
TC	JESD22-A104 AEC-Q100-Appendix 3	Temperature Cycle (TC): PC before TC (for SMDs only). Required TC = -65°C to 150°C for 500 cycles. For AEC only: WBP after TC on S devices from 1 lot. 2 bonds per corner and one midbond per side on each device. Record which pins were used.	TEST @ H For AEC: WBP -> 9 grams	77	0	0	passed	Generic data: 2020057, JM60 (CHD, M36H), 64LOFP-077 0197826, DRAC04 (CHD, L11Y), 64LOFP-077 0215084, Cells(CHD, N03F), 44LOFP-077 0206678, GE32(CHD, M49M), 32LOFP-077
HTSL	JESD22-A103	High Temperature Storage Life (HTSL): 175°C for 504hrs Timed RO = 96hrs. MAX	TEST @ RH	77	0	0	passed	Generic data: 2020057, JM60 (CHD, M36H), 64LOFP-077 0197826, DRAC04 (CHD, L11Y), 64LOFP-077 0215084, Cells(CHD, N03F), 44LOFP-077 0206678, GE32(CHD, M49M), 32LOFP-077

TEST GROUP B - ACCELERATED LIFETIME SIMULATION TESTS

Stress Test	Reference	Test Conditions	End Point Requirements	Minimum Sample Size	# of Lots	Total Units including spares	Results Lot ID: (P/F/A/S) NA=Not Applicable	Comments or Generic Data
HTOL	JESD22-A108	High Temperature Operating Life (HTOL): AEC Ta = 125°C for 1008 hrs Devices incorporating NVM shall receive 1X NVM endurance preconditioning (W/E cycling). Test R, H, C after W/E cycling. Timed RO of 96hrs. MAX	TEST @ RH/C	77	0	0	Passed	Generic data for Cu wire: 0197826, DRAC04 (TSMC3, N2ZA), 64LOFP-077 2020037, DRAC04 (CHD, L11Y), 64LOFP-077 2020092, LL16(TSMC3, N2ZA), 64LOFP-077 2020058, LL16(CHD, M60R), 64LOFP-077 0206758, D260(TMC, MFA6), 64LOFP-077 0216026, D260(TSMC11, N8SE), 64LOFP-077
ELFR	AEC-Q100-008	Early Life Failure Rate (ELFR): AEC Ta = 125°C for 48 hrs Timed RO of 48 hrs MAX	TEST @ RH	800	0	0	Passed	Generic data for Cu wire: 0197826, DRAC04 (TSMC3, N2ZA), 64LOFP-077 2020037, DRAC04 (CHD, L11Y), 64LOFP-077 2020092, LL16(TSMC3, N2ZA), 64LOFP-077 2020058, LL16(CHD, M60R), 64LOFP-077 0206758, D260(TMC, MFA6), 64LOFP-077 0216026, D260(TSMC11, N8SE), 64LOFP-077
EDR	AEC-Q100-005	NVM Endurance, Data Retention, and Operational Life (EDR): 150°C for 1008 hrs or 175°C for 504hrs Devices incorporating NVM shall receive 1X NVM endurance preconditioning (W/E cycling). Test R, H, C after W/E cycling. Timed RO of 96hrs. MAX	TEST @ RH/C	77	0	0	Not required for Cu wire qual	

TEST GROUP C - PACKAGE ASSEMBLY INTEGRITY TESTS

Stress Test	Reference	Test Conditions	End Point Requirements	Minimum Sample Size	# of Lots	Total Units including spares	Results Lot ID: (P/F/A/S) NA=Not Applicable	Comments or Generic Data
WBS	AEC-Q100-001	Wire Bond Shear (WBS)	Cpk = or > 1.67	30 bonds from minimum 5 units	0	0	passed	Generic data: 2020037, DRAC04 (CHD, L11Y), 64LOFP-077 2020057, JM60 (CHD, M36H), 64LOFP-077 0215084, Cells(CHD, N03F), 44LOFP-077 AW60(CHD, M75B) 44LOFP Cu wire qual assembly C2: 0/5, Cpk=1.67 AC16(CHD, M52J) 32LOFP Cu wire qual assembly C2: 0/5, Cpk=1.67
WBP	M58H83-2011	Wire Bond Pull (WBP): Cord C or D	Cpk = or > 1.67	30 bonds from minimum 5 units	0	0	passed	Generic data: 2020037, DRAC04 (CHD, L11Y), 64LOFP-077 2020057, JM60 (CHD, M36H), 64LOFP-077 0215084, Cells(CHD, N03F), 44LOFP-077 AW60(CHD, M75B) 44LOFP Cu wire qual assembly C2: 0/5, Cpk=1.67 AC16(CHD, M52J) 32LOFP Cu wire qual assembly C2: 0/5, Cpk=1.67
SD	JESD22-B102	Solderability (SD): 1 tin (1 tin for Au-plated leads) Steam age prior to test. If production burn-in is done, samples must also undergo burn-in prior to SD.	>95% lead coverage of critical areas	15	0	0	not required for Cu wire change	
PD	JESD22-B100	Physical Dimensions (PD): PD per FSL 98A drawing	Cpk = or > 1.67	10	0	0	not required for Cu wire change	
DM & BOM		Dimensional (DM): GAO to verify PD results against valid 98A drawing BOM Verification (BOM): GAO to verify qual to ERF BOM is accurate.					DM: not required BOM: passed	
SBS	AEC-Q100-010	Solder Ball Shear (SBS): Performed on all solder ball mounted packages e.g. PBGA, Chip Scale, Micro Lead Frame (but NOT Flip-Chip). Two reflow cycles at MSL reflow temperature before shear.	Cpk = or > 1.67	10 (5 balls from a min. of 10 devices)	0	0	For solder ball mounted packages only. NOT for Flip-Chips.	
LI	JESD22-B105	Lead Integrity (LI): Not required for surface mount devices; Only required for through-hole devices.	No lead breakage or cracks	5 (10 leads from each of 5 parts)	0	0		

S08DZ60, S08DZ128, S08AW60, S08AC16 Copper Wire Qualification

1. Objective

This report describes the 25um Cu wire for 48/64LQFP S908DZ60, 64LQFP S908DZ128, 44/64 LQFP AW60 and 32/44LQFP S908AC16 electrical distribution data versus baseline 25um Au wire.

Current Wire:

25um Au wire

Proposed New Wire:

25um Cu wire

2. General Information

Product Family: S908DZ60, S908DZ128, S908AW60 and S908AC16

Fab site: FSL-ATMC-Fab, and FSL-CHD-Fab

Mask set: M74K, M05C, M78G, M75B, M62J

Package(s): 32LQFP/ 44LQFP/ 48LQFP/ 64LQFP

Assembly Site: Freescale Tianjin, China

3. Method

Two data sets taken from selected key product, 30 units in each set at T0 analysis:

1. 30 units from 25um Cu wire diameter qual lot
2. 30 units from 25um Au wire diameter control lot

Both qualification and control lots are tested to standard production final test flow. Electrical distribution data generated from the selected key parametric tests with Freescale standard criteria CPK > 1.67 and shift ≤ 15%, justification will be provided if otherwise.

4. Data and Summary:

4.1. Electrical Distribution Table:

Selected Key Product: S908DZ60 (64LQFP) M74K

Hot Temperature				Baseline Time 0 Data			Qual Time 0 Data			Lower Spec Limit	Upper Spec Limit	
				(Gold Wire)			(Copper Wire)					
				125C			125C			% Shift	% Shift	
Parameter Name in Datasheet	Units	Lower Spec Limit	Upper Spec Limit	Avg	Std	Cpk	Avg	Std	Cpk	negative drift is toward LSL	positive drift is toward USL	Comment
RIDD (fBus = 20 MHz)	mA	na	24	15.12	0.24	12.46	14.83	0.27	11.17	na	3.27%	
RIDD (fBus = 8 MHz)	mA	na	11.4	7.74	0.09	12.97	7.58	0.13	9.90	na	4.15%	
S2IDD	uA	na	70	22.83	2.33	6.74	20.88	1.61	10.16	na	4.13%	
S3IDD	uA	na	90	31.31	3.06	6.39	30.00	2.09	9.56	na	2.23%	
RPU	Komh	20	65	23.71	0.46	2.67	23.84	0.51	2.52	3.37%	-0.30%	
RPD	Komh	20	65	22.96	0.26	3.74	23.26	0.35	3.11	10.18%	-0.72%	
IIn (VIn = VSS)	nA	na	1000	152.81	14.25	19.82	130.05	10.22	28.39	na	2.69%	
IIn (VIn = VDD)	nA	-1000	na	-24.24	3.23	100.72	-21.93	2.64	123.47	0.24%	na	
fdco_t	Mhz	31.36	32.64	31.92	0.03	6.12	31.92	0.03	6.93	-0.09%	0.07%	

Room Temperature				Baseline Time 0 Data			Qual Time 0 Data			Lower Spec Limit	Upper Spec Limit	Comment
				(Gold Wire)			(Copper Wire)					
				25C			25C			% Shift	% Shift	
Parameter Name in Datasheet	Units	Lower Spec Limit	Upper Spec Limit	Avg	Std	Cpk	Avg	Std	Cpk	negative drift is toward LSL	positive drift is toward USL	
RIDD (fBus = 20 MHz)	mA	na	24	14.98	0.26	11.58	14.62	0.23	13.77	na	3.91%	
RIDD (fBus = 8 MHz)	mA	na	11.4	7.79	0.08	14.65	7.68	0.12	10.68	na	3.20%	
S2IDD	uA	na	5	1.45	0.05	21.78	1.42	0.04	29.99	na	0.83%	
S3IDD	uA	na	5	1.52	0.07	17.30	1.48	0.04	26.39	na	1.07%	
RPU	Komh	20	65	25.10	0.34	5.03	25.40	0.46	3.94	5.86%	-0.75%	
RPD	Komh	20	65	23.56	0.34	3.53	23.83	0.39	3.26	7.69%	-0.66%	
In (VIn = VSS)	nA	na	1000	10.42	2.84	116.09	11.46	3.23	102.15	na	-0.11%	
In (VIn = VDD)	nA	-1000	na	0.89	3.02	110.38	-0.22	2.66	125.31	-0.11%	na	
fdco_t	Mhz	31.36	32.64	32.19	0.03	5.44	32.19	0.03	5.79	-0.29%	0.53%	

Cold Temperature				Baseline Time 0 Data			Qual Time 0 Data			Lower Spec Limit	Upper Spec Limit	Comment
				(Gold Wire)			(Copper Wire)					
				-40C			-40C			% Shift	% Shift	
Parameter Name in Datasheet	Units	Lower Spec Limit	Upper Spec Limit	Avg	Std	Cpk	Avg	Std	Cpk	negative drift is toward LSL	positive drift is toward USL	
RIDD (fBus = 20 MHz)	mA	na	24	15.01	0.22	13.62	14.73	0.25	12.35	na	3.18%	
RIDD (fBus = 8 MHz)	mA	na	11.4	7.81	0.13	9.31	7.64	0.16	7.99	na	4.76%	
S2IDD	uA	na	5	1.11	0.04	34.41	1.13	0.05	27.43	na	-0.56%	
S3IDD	uA	na	5	1.10	0.04	30.55	1.13	0.05	28.51	na	-0.75%	
RPU	Komh	20	65	26.20	0.42	4.90	26.40	0.43	5.00	3.27%	-0.52%	
RPD	Komh	20	65	24.70	0.37	4.18	25.03	0.51	3.30	6.91%	-0.81%	
In (VIn = VSS)	nA	na	1000	10.52	2.80	117.61	10.93	3.30	99.94	na	-0.04%	
In (VIn = VDD)	nA	-1000	na	0.51	2.80	119.25	0.74	2.96	112.68	0.02%	na	
fdco_t	Mhz	31.36	32.64	32.07	0.02	8.03	32.07	0.03	7.19	1.10%	-1.36%	

“Shift analysis” refers to analysis of shift of the distribution mean towards the nearest specification limit:

% Shift (USL) = $\{\text{Mean}(\text{new}) - \text{Mean}(\text{old})\} / \{\text{Upper Spec Limit} - \text{Mean}(\text{old})\}$

% Shift (LSL) = $\{\text{Mean}(\text{new}) - \text{Mean}(\text{old})\} / \{\text{Mean}(\text{old}) - \text{Lower Spec Limit}\}$

4.2. Summary:

From the above data, it was verified that the requirements and acceptance criteria was achieved.

5. Document History:

Rev	Date	Originator
0	June 19th 2013	Guo Donna

Appendix A: Justifications for any Shifts > 15%

Not applicable as no parameter shift > 15%.