NTS0102-Q100

Dual supply translating transceiver; open-drain; auto direction sensing

Rev. 1.4 — 6 October 2022

Product data sheet

1 General description

The NTS0102-Q100 is a 2-bit, dual supply translating transceiver with auto direction sensing, that enables bidirectional voltage level translation. It features two 2-bit input-output ports (An and Bn), one output enable input (OE) and two supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). $V_{CC(A)}$ can be supplied at any voltage between 1.65 V and 3.6 V and $V_{CC(B)}$ can be supplied at any voltage between 2.3 V and 5.5 V, making the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V, and 5.0 V). Pins An and OE are referenced to $V_{CC(A)}$ and pins Bn are referenced to $V_{CC(B)}$. A LOW level at pin OE causes the outputs to assume a high-impedance OFF-state. This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2 Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- · Wide supply voltage range:
 - V_{CC(A)}: 1.65 V to 3.6 V and V_{CC(B)}: 2.3 V to 5.5 V
- · Maximum data rates:
 - Push-pull: 50 Mbit/s
- I_{OFF} circuitry provides partial power-down mode operation
- Inputs accept voltages up to 5.5 V
- ESD protection:
 - MIL-STD-883, method 3015 Class 2 exceeds 2500 V for A port
 - MIL-STD-883, method 3015 Class 3B exceeds 8000 V for B port
 - HBM JESD22-A114E Class 2 exceeds 2500 V for A port
 - HBM JESD22-A114E Class 3B exceeds 8000 V for B port
 - CDM JESD22-C101E exceeds 1500 V
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- · Multiple package options

3 Applications

- I²C/SMBus
- UART
- GPIO



4 Ordering information

Table 1. Ordering information

uble 1. Gracing information									
Type number	, i								
	marking Name Description		Version						
NTS0102DP-Q100	S02	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2					
NTS0102GD-Q100	S02	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 3 × 2 × 0.5 mm	SOT996-2					
NTS0102TL-Q100	tS2	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm	SOT1052-2					

4.1 Ordering options

Table 2. Ordering options


Type number	Orderable part number	Package	Packing method [1]	Minimum order quantity	Temperature
NTS0102DP-Q100	NTS0102DP-Q100H	TSSOP8	Reel 7" Q3 NDP	3000	–40 °C to +125 °C
NTS0102GD-Q100 ^[2]	NTS0102GD-Q100H	XSON8	Reel 7" Q3 NDP	3000	–40 °C to +125 °C
NTS0102TL-Q100	NTS0102TL-Q100H	XSON8	Reel 7" Q3 NDP	4000	–40 °C to +125 °C

^[1] Standard packing quantities and other packaging data are available at www.nxp.com/packages/

The TL package has a center pad vs no center pad for the GD package. The TL package pad is not electrically connected to the silicon and is not required to connect to the PCB so it can drop onto the GD package PCB layout. If the existing GD package has a trace underneath the risk is low since the TL package center pad is not connected to the silicon. If there are multiple traces there could be EMI and cross talk. In both cases the customer needs to evaluate risk.

Note: The length and width are reversed between the "GD" and "TL" package drawings but the shorter edge contains the pins and is 2.0 mm in both cases.

5 Functional diagram




NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

^[2] Discontinuation Notice 202111012DN - drop in replacement is NTS0102TL-Q100H.

6 Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
B2, B1	1, 8	data input or output (referenced to V _{CC(B)})
GND	2	ground (0 V)
V _{CC(A)}	3	supply voltage A
A2, A1	4, 5	data input or output (referenced to V _{CC(A)})
OE	6	output enable input (active HIGH; referenced to V _{CC(A)})
V _{CC(B)}	7	supply voltage B

7 Functional description

Table 4. Function table^[1]

Supply voltage		Input	Input/output	
V _{CC(A)}	V _{CC(B)}	OE	An	Bn
1.65 V to V _{CC(B)}	2.3 V to 5.5 V	L	Z	Z

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

Table 4. Function table [1]...continued

Supply voltage		Input	Input/output	
V _{CC(A)}	V _{CC(B)}	OE	An	Bn
1.65 V to V _{CC(B)}	2.3 V to 5.5 V	Н	input or output	output or input
GND ^[2]	GND ^[2]	X	Z	Z

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ Z = high-impedance \ OFF-state.$ When either $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into power-down mode.

Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			-0.5	+6.5	V
V _{CC(B)}	supply voltage B			-0.5	+6.5	V
VI	input voltage	A port and OE input	[1] [2]	-0.5	+6.5	V
		B port	[1] [2]	-0.5	+6.5	V
Vo	output voltage	Active mode	[1] [2]			
		A or B port		-0.5	V _{CCO} + 0.5	V
		Power-down or 3-state mode	[1]			
		A port		-0.5	+4.6	V
		B port		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-50	_	mA
I _{OK}	output clamping current	V _O < 0 V		-50	_	mA
I _O	output current	V _O = 0 V to V _{CCO}	[2]	_	± 50	mA
I _{CC}	supply current	I _{CC(A)} or I _{CC(B)}		_	100	mA
I _{GND}	ground current			-100	_	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[3]	_	250	mW

The minimum input and minimum output voltage ratings may be exceeded if the input and output current ratings are observed.

Recommended operating conditions 9

Table 6. Recommended operating conditions^{[1][2]}

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		1.65	3.6	V
V _{CC(B)}	supply voltage B		2.3	5.5	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	A or B port; push-pull driving			

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

^[2]

 V_{CCO} is the supply voltage associated with the output. For TSSOP8 package: above 55 °C the value of P_{tot} derates linearly with 2.5 mW/K. For XSON8 package: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

Table 6. Recommended operating conditions [1][2]...continued

Symbol	Parameter	Conditions	Min	Max	Unit
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	_	10	ns/V
		OE input			
		$V_{CC(A)} = 1.65 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 2.3 \text{ V to } 5.5 \text{ V}$	_	10	ns/V

^[1] The A and B sides of an unused I/O pair must be held in the same state, both at V_{CCI} or both at GND.

10 Static characteristics

Table 7. Typical static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _I	input leakage current	OE input; $V_I = 0 \text{ V to } 3.6 \text{ V}; V_{CC(A)} = 1.65 \text{ V to } 3.6 \text{ V}; V_{CC(B)} = 2.3 \text{ V to } 5.5 \text{ V}$	_	_	± 1	μΑ
I _{OZ}	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = 1.65 \text{ V to } 3.6 \text{ V}$; $V_{CC(B)} = 2.3 \text{ V to } 5.5 \text{ V}$	_	_	± 1	μΑ
I _{OFF}	power-off leakage current	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0$ V to 5.5 V	_	_	± 1	μΑ
		B port; V_1 or $V_0 = 0$ V to 5.5 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0$ V to 3.6 V	_	_	± 1	μΑ
Cı	input capacitance	OE input; $V_{CC(A)} = 3.3 \text{ V}$; $V_{CC(B)} = 3.3 \text{ V}$	_	1	_	pF
C _{I/O}	input/output	A port	_	5	_	pF
	capacitance	B port	_	8.5		pF
		A or B port; $V_{CC(A)} = 3.3 \text{ V}$; $V_{CC(B)} = 3.3 \text{ V}$	_	11		pF

^[1] V_{CCO} is the supply voltage associated with the output.

Table 8. Typical supply current

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

V _{CC(A)}	V _{CC(B)}							
	2.5 V		3.3 V		5.0 V			
	I _{CC(A)}	I _{CC(B)}	I _{CC(A)}	I _{CC(B)}	I _{CC(A)}	I _{CC(B)}		
1.8 V	0.1	0.5	0.1	1.5	0.1	4.6	μΑ	
2.5 V	0.1	0.1	0.1	0.8	0.1	3.8	μA	
3.3 V	_	_	0.1	0.1	0.1	2.8	μΑ	

^[2] $V_{CC(A)}$ must be less than or equal to $V_{CC(B)}$.

Table 9. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		−40 ° C t	o +85 ° C	–40 ° C to	+125 ° C	Unit
				Min	Max	Min	Max	
V _{IH}	HIGH-level	A port						
	input voltage	V _{CC(A)} = 1.65 V to 1.95 V; V _{CC(B)} = 2.3 V to 5.5 V	[1]	V _{CCI} - 0.2	_	V _{CCI} - 0.2	_	V
		V _{CC(A)} = 2.3 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	[1]	V _{CCI} – 0.4	_	V _{CCI} – 0.4	_	V
		B port						
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	[1]	V _{CCI} - 0.4	_	V _{CCI} – 0.4	_	V
		OE input						
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V		0.65V _{CC(A)}	_	0.65V _{CC(A)}	_	V
V _{IL}	LOW-level	A or B port						
	input voltage	V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V		_	0.15	_	0.15	V
		OE input						
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V		_	0.35V _{CC(A)}	_	0.35V _{CC(A)}	V
V _{OH}	HIGH-level	I _O = -20 μA						
	output voltage	V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	[2]	0.67V _{CCO}	_	0.67V _{CCO}	_	V
V _{OL}	LOW-level	A or B port; I _O = 1 mA	[2]					
	output voltage	$V_I \le 0.15 \text{ V}; V_{CC(A)} = 1.65 \text{ V} \text{ to}$ 3.6 V; $V_{CC(B)} = 2.3 \text{ V} \text{ to } 5.5 \text{ V}$		_	0.4	_	0.4	V
I _I	input leakage current	OE input; V _I = 0 V to 3.6 V; V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V		_	± 2	_	± 12	μΑ
l _{oz}	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = 1.65 \text{ V to } 3.6 \text{ V}$; $V_{CC(B)} = 2.3 \text{ V to } 5.5 \text{ V}$	[2]	_	± 2	_	± 12	μΑ
I _{OFF}	power-off leakage	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0$ V to 5.5 V		_	± 2	_	± 12	μΑ
	current	B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 0 V to 3.6 V		_	± 2	_	± 12	μΑ

Table 9. Static characteristics...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 ° C 1	to +85 ° C	–40 ° C to	+125 ° C	Unit
		-	Min	Max	Min	Max	
I _{CC}	supply current	$V_{I} = 0 \text{ V or } V_{CCI}; I_{O} = 0 \text{ A}$ [1]					
		I _{CC(A)}					
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	_	2.4	_	15	μA
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V	_	2.2	_	15	μA
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V	_	-1	_	-8	μA
		I _{CC(B)}					
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	_	12	_	30	μA
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V	_	-1	_	-5	μΑ
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V	_	1	_	6	μA
	$I_{CC(A)} + I_{CC(B)}$						
		V _{CC(A)} = 1.65 V to 3.6 V; V _{CC(B)} = 2.3 V to 5.5 V	_	14.4	_	30	μA

Dynamic characteristics

Table 10. Dynamic characteristics for temperature range -40 $^{\circ}$ C to +85 $^{\circ}$ C^[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions			Vc	C(B)			Unit
			2.5 V ± 0.2 V		3.3 V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.8 V ± 0.15 V			'		1			
t _{PHL}	HIGH to LOW propagation delay	A to B	_	4.6	_	4.7	_	5.8	ns
t _{PLH}	LOW to HIGH propagation delay	A to B	_	6.8	_	6.8	_	7.0	ns
t _{PHL}	HIGH to LOW propagation delay	B to A	_	4.4	_	4.5	_	4.7	ns
t _{PLH}	LOW to HIGH propagation delay	B to A	_	5.3	_	4.5	_	0.5	ns
t _{en}	enable time	OE to A; B	_	200	_	200	_	200	ns
t _{dis}	disable time	OE to A; no external load [2]	_	25	_	25	_	25	ns
		OE to B; no external load [2]	_	25	_	25	_	25	ns
		OE to A	_	230	_	230	_	230	ns
		OE to B	_	200	_	200	_	200	ns

 V_{CCI} is the supply voltage associated with the input. V_{CCO} is the supply voltage associated with the output.

Table 10. Dynamic characteristics for temperature range -40 °C to +85 °C^[1]...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 7</u>; for wave forms see <u>Figure 5</u> and <u>Figure 6</u>.

Symbol	Parameter	Conditions	V _{CC(B)}							
			2.5 V	± 0.2 V	3.3 V :	± 0.3 V	5.0 V	± 0.5 V		
			Min	Max	Min	Max	Min	Max		
t _{TLH}	LOW to HIGH	A port	3.2	9.5	2.3	9.3	1.8	7.6	ns	
	output transition time	B port	3.3	10.8	2.7	9.1	2.7	7.6	ns	
t _{THL}	HIGH to LOW	A port	2.0	5.9	1.9	6.0	1.7	13.3	ns	
	output transition time	B port	2.9	7.6	2.8	7.5	2.8	10.0	ns	
t _{sk(o)}	output skew time	between channels [3]	_	0.7	_	0.7	_	0.7	ns	
t _W	pulse width	data inputs	20	<u> </u>	20	_	20	_	ns	
f _{data}	data rate		_	50	_	50	_	50	Mbit/s	
V _{CC(A)} =	2.5 V ± 0.2 V					I	I			
t _{PHL}	HIGH to LOW propagation delay	A to B	_	3.2	_	3.3	_	3.4	ns	
t _{PLH}	LOW to HIGH propagation delay	A to B	_	3.5	_	4.1	_	4.4	ns	
t _{PHL}	HIGH to LOW propagation delay	B to A	_	3.0	_	3.6	_	4.3	ns	
t _{PLH}	LOW to HIGH propagation delay	B to A	_	2.5	_	1.6	_	0.7	ns	
t _{en}	enable time	OE to A; B	_	200	_	200	_	200	ns	
t _{dis}	disable time	OE to A; no external load [2]	_	20	_	20	_	20	ns	
t _{dis}		OE to B; no external load [2]	_	20	_	20	_	20	ns	
		OE to A	_	200	_	200	_	200	ns	
		OE to B	_	200	_	200	_	200	ns	
t _{TLH}	LOW to HIGH	A port	2.8	7.4	2.6	6.6	1.8	6.2	ns	
	output transition time	B port	3.2	8.3	2.9	7.9	2.4	6.8	ns	
t _{THL}	HIGH to LOW	A port	1.9	5.7	1.9	5.5	1.8	5.3	ns	
	output transition time	B port	2.2	7.8	2.4	6.7	2.6	6.6	ns	
t _{sk(o)}	output skew time	between channels [3]	_	0.7	_	0.7	_	0.7	ns	
t _W	pulse width	data inputs	20	_	20	_	20	_	ns	
f _{data}	data rate		_	50	_	50	_	50	Mbit/s	
V _{CC(A)} =	3.3 V ± 0.3 V		'		1	1	ı			
t _{PHL}	HIGH to LOW propagation delay	A to B	_	_	_	2.4	_	3.1	ns	
t _{PLH}	LOW to HIGH propagation delay	A to B	_	_	_	4.2	_	4.4	ns	
t _{PHL}	HIGH to LOW propagation delay	B to A	_	_	_	2.5	_	3.3	ns	

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

Table 10. Dynamic characteristics for temperature range -40 °C to +85 °C^[1]...continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions			V _C	C(B)			Unit
			2.5 V	± 0.2 V	3.3 V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Max	Min	Max	Min	Max	
t _{PLH}	LOW to HIGH propagation delay	B to A	_	_	_	2.5	_	2.6	ns
t _{en}	enable time	OE to A; B	_	_	_	200	_	200	ns
t _{dis}	disable time	OE to A; no external load [2]	_	_	_	15	_	15	ns
		OE to B; no external load [2]	_	_	_	15	_	15	ns
		OE to A	_	_	_	260	_	260	ns
		OE to B	_	_	_	200	_	200	ns
t _{TLH}	LOW to HIGH	A port	_	_	2.3	5.6	1.9	5.9	ns
	output transition time	B port	_	_	2.5	6.4	2.1	7.4	ns
t _{THL}	HIGH to LOW	A port	_	_	2.0	5.4	1.9	5.0	ns
	output transition time	B port	_	_	2.3	7.4	2.4	7.6	ns
t _{sk(o)}	output skew time	between channels [3]	_	_	_	0.7	_	0.7	ns
t _W	pulse width	data inputs	_	_	20	_	20	_	ns
f _{data}	data rate		_	_	_	50	_	50	Mbit/s

 t_{en} is the same as t_{PZL} and t_{PZH} .

Table 11. Dynamic characteristics for temperature range -40 $^{\circ}$ C to +125 $^{\circ}$ C^[1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions			V _C	C(B)			Unit
			2.5 V ± 0.2 V		3.3 V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.8 V ± 0.15 V				,				
t _{PHL}	HIGH to LOW propagation delay	A to B	_	5.8	_	5.9	_	7.3	ns
t _{PLH}	LOW to HIGH propagation delay	A to B	_	8.5	_	8.5	_	8.8	ns
t _{PHL}	HIGH to LOW propagation delay	B to A	_	5.5	_	5.7	_	5.9	ns
t _{PLH}	LOW to HIGH propagation delay	B to A	_	6.7	_	5.7	_	0.7	ns
t _{en}	enable time	OE to A; B	_	200	_	200	_	200	ns

 t_{dis} is the same as t_{PLZ} and t_{PHZ} . Delay between OE going LOW and when the outputs are actually disabled.

Skew between any two outputs of the same package switching in the same direction.

Table 11. Dynamic characteristics for temperature range -40 °C to +125 °C^[1]...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 7</u>; for wave forms see <u>Figure 5</u> and <u>Figure 6</u>.

Symbol	Parameter	Conditions				V _C	C(B)			Unit
			_	2.5 V	± 0.2 V	3.3 V :	± 0.3 V	5.0 V ± 0.5 V		
			-	Min	Max	Min	Max	Min	Max	
t _{dis}	disable time	OE to A; no external load	[2]	_	30	_	30	_	30	ns
		OE to B; no external load	[2]	_	30	_	30	_	30	ns
		OE to A		_	250	_	250	_	250	ns
		OE to B		_	220	_	220	_	220	ns
t _{TLH}	LOW to HIGH	A port		3.2	11.9	2.3	11.7	1.8	9.5	ns
	output transition time	B port		3.3	13.5	2.7	11.4	2.7	9.5	ns
t _{THL}	HIGH to LOW	A port		2.0	7.4	1.9	7.5	1.7	16.7	ns
	output transition time	B port		2.9	9.5	2.8	9.4	2.8	12.5	ns
t _{sk(o)}	output skew time	between channels	[3]	_	0.8	_	0.8	_	0.8	ns
t _W	pulse width	data inputs		20	_	20	_	20	_	ns
f _{data}	data rate			_	50	_	50	_	50	Mbit/s
V _{CC(A)} =	2.5 V ± 0.2 V									
t _{PHL}	HIGH to LOW propagation delay	A to B		_	4.0		4.2	_	4.3	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		_	4.4	_	5.2	_	5.5	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		_	3.8	_	4.5	_	5.4	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		_	3.2	_	2.0	_	0.9	ns
t _{en}	enable time	OE to A; B		_	200	_	200	_	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	_	25	_	25	_	25	ns
		OE to B; no external load	[2]	_	25	_	25	_	25	ns
		OE to A			220	_	220	_	220	ns
		OE to B		_	220	_	220	_	220	ns
t _{TLH}	LOW to HIGH	A port		2.8	9.3	2.6	8.3	1.8	7.8	ns
	output transition time	B port		3.2	10.4	2.9	9.7	2.4	8.3	ns
t _{THL}	HIGH to LOW	A port		1.9	7.2	1.9	6.9	1.8	6.7	ns
	output transition time B port			2.2	9.8	2.4	8.4	2.6	8.3	ns
t _{sk(o)}	output skew time	between channels	[3]	_	0.8	_	0.8	_	0.8	ns
t _W	pulse width	data inputs		20	_	20	_	20	_	ns
f _{data}	data rate			_	50	_	50	_	50	Mbit/


Table 11. Dynamic characteristics for temperature range -40 °C to +125 °C^[1]...continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions				V _C	C(B)			Unit
				2.5 V ±	± 0.2 V	3.3 V ±	± 0.3 V	5.0 V	± 0.5 V	1
				Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	3.3 V ± 0.3 V									
t _{PHL}	HIGH to LOW propagation delay	A to B		_	_	_	3.0	_	3.9	ns
t _{PLH}	LOW to HIGH propagation delay	A to B		_	_	_	5.3	_	5.5	ns
t _{PHL}	HIGH to LOW propagation delay	B to A		_	_	_	3.2	_	4.2	ns
t _{PLH}	LOW to HIGH propagation delay	B to A		_	_	_	3.2	_	3.3	ns
t _{en}	enable time	OE to A; B		_	_	_	200	_	200	ns
t _{dis}	disable time	OE to A; no external load	[2]	_	_	_	20	_	20	ns
dis		OE to B; no external load	[2]	_	_	_	20	_	20	ns
		OE to A		_	_	_	280	_	280	ns
		OE to B		_	_	_	220	_	220	ns
t _{TLH}	LOW to HIGH	A port		_	_	2.3	7.0	1.9	7.4	ns
	output transition time	B port		_	_	2.5	8.0	2.1	9.3	ns
t _{THL}	HIGH to LOW	A port		_	_	2.0	6.8	1.9	6.3	ns
	output transition time	B port		_	_	2.3	9.3	2.4	9.5	ns
t _{sk(o)}	output skew time	between channels	[3]	_	_	_	0.8	_	0.8	ns
t _W	pulse width	data inputs		_	_	20	_	20	_	ns
f _{data}	data rate			_	_	_	50	_	50	Mbit/s

 t_{en} is the same as t_{PZL} and t_{PZH} .

 $t_{
m dis}$ is the same as $t_{
m PLZ}$ and $t_{
m PHZ}$. Delay between OE going LOW and when the outputs are actually disabled. Skew between any two outputs of the same package switching in the same direction.


12 Waveforms



Measurement points are given in Table 12.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 5. The data input (An, Bn) to data output (Bn, An) propagation delay times



Measurement points are given in Table 12.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 6. Enable and disable times

Table 12. Measurement points^{[1][2]}


Supply voltage	Input	Output	Output						
V _{cco}	V _M	V _M	V _X	V _Y					
1.8 V ± 0.15 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} – 0.15 V					
2.5 V ± 0.2 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} – 0.15 V					
3.3 V ± 0.3 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} – 0.3 V					
5.0 V ± 0.5 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} -0.3 V					

^[1] V_{CCI} is the supply voltage associated with the input.

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

^[2] V_{CCO} is the supply voltage associated with the output.



Test data is given in Table 13.

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; $Z_O = 50 \Omega$; $dV/dt \geq 1.0 V/ns$.

R_I = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

Figure 7. Test circuit for measuring switching times

Table 13. Test data

Supply voltage		Input		Load		V _{EXT}		
V _{CC(A)}	V _{CC(B)}	V _I ^[1]	Δt/ΔV	CL	R _L ^[2]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	$t_{PZL}, t_{PLZ}^{[3]}$
1.65 V to 3.6 V	2.3 V to 5.5 V	V _{CCI}	≤ 1.0 ns/V	15 pF	50 kΩ, 1 MΩ	open	open	2V _{CCO}

^[1] V_{CCI} is the supply voltage associated with the input.

13 Application information

13.1 Applications


Voltage level-translation applications. The NTS0102-Q100 can be used in point-to-point applications to interface between devices or systems operating at different supply voltages. The device is primarily targeted at I²C or 1-wire which use open-drain drivers. It may also be used in applications where push-pull drivers are connected to the ports although the NTB0102-Q100 may be more suitable.

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.


^[2] For measuring data rate, pulse width, propagation delay, and output rise and fall measurements, R_L = 1 MΩ; for measuring enable and disable times, R_L = 50 KΩ.

^[3] V_{CCO} is the supply voltage associated with the output.



13.2 Architecture

The architecture of the NTS0102-Q100 is shown in Figure 9. The device does not require an extra input signal to control the direction of data flow from A to B or B to A.



The NTS0102-Q100 is a "switch" type voltage translator, it employs two key circuits to enable voltage translation:

- 1. A pass-gate transistor (N-channel) that ties the ports together.
- 2. An output edge-rate accelerator that detects and accelerates rising edges on the I/O pins.

The gate bias voltage of the pass gate transistor (T3) is set at approximately one threshold voltage above the V_{CC} level of the low-voltage side. During a LOW-to-HIGH transition, the output one-shot accelerates the output transition by switching on the PMOS transistors (T1, T2). This action bypasses the 10 k Ω pullup resistors and increases current drive capability. The one-shot is activated once the input transition reaches approximately $V_{CCI}/2$. It is de-activated approximately 50 ns after the output reaches $V_{CCO}/2$. During the acceleration time, the driver output resistance is between approximately 50 Ω and 70 Ω . To avoid signal contention and minimize dynamic I_{CC} , before applying a signal in the opposite direction, wait for the one-shot circuit to turn-off. Pullup resistors are included in the device for DC current sourcing capability.

13.3 Input driver requirements

As the NTS0102-Q100 is a switch type translator, properties of the input driver directly affect the output signal. The external open-drain or push-pull driver applied to an I/O, determines the static current sinking capability of the system. The max data rate, HIGH-to-LOW output transition time (t_{THL}), and propagation delay (t_{PHL}) are dependent upon the output impedance and edge-rate of the external driver. The limits provided for these parameters in the data sheet assume a driver with output impedance below 50 Ω is used.

13.4 Output load considerations

The maximum lumped capacitive load that can be driven is dependent upon the one-shot pulse duration. In cases with very heavy capacitive loading, there is a risk that the output does not reach the positive rail within the one-shot pulse duration.

To avoid excessive capacitive loading, and to ensure correct triggering of the one-shot, use short trace lengths and low capacitance connectors on NTS0102-Q100 PCB layouts. To ensure low impedance termination and avoid output signal oscillations and one-shot re triggering, limit the length of the PCB trace. The PCB trace should be such that the round-trip delay of any reflection is within the one-shot pulse duration (approximately 50 ms).

13.5 Power-up

During operation $V_{CC(A)}$ must never be higher than $V_{CC(B)}$, however during power-up $V_{CC(A)} \ge V_{CC(B)}$ does not damage the device, so either power supply can be ramped up first. There is no special power-up sequencing required. The NTS0102-Q100 includes circuitry that disables all output ports when either $V_{CC(A)}$ or $V_{CC(B)}$ is switched off.

13.6 Enable and disable

An output enable input (OE) is used to disable the device. Setting OE = LOW causes all I/Os to assume the high-impedance OFF-state. The disable time ($t_{\rm dis}$ with no external load) indicates the delay between when OE goes LOW and when outputs actually become disabled. The enable time ($t_{\rm en}$) indicates the amount of time to allow for one one-shot circuit to become operational after OE is taken HIGH. To ensure the high-impedance OFF-state during power-up or power-down, pin OE should be tied to GND through a pull-down resistor. The current-sourcing capability of the driver determines the minimum value of the resistor.

13.7 Pull-up or pull-down resistors on I/Os lines

Each A port I/O has an internal 10 k Ω pullup resistor to $V_{CC(A)}$. Each B port I/O has an internal 10 k Ω pullup resistor to $V_{CC(B)}$. If a smaller value of pullup resistor is required, an external resistor must be added parallel to the internal 10 k Ω . The reduction in the value of the pullup resistor affects the V_{OL} level. When OE goes LOW, the internal pull-ups of the NTS0102-Q100 are disabled.

13.8 GD package vs TL package

Due to differences in package construction the TL package has a center pad vs no center pad for the GD package. The following section provides guidance in replacement vs new applications.

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.


· No trace under GD package

- Replacement of GD package: The pad is not electrically connected to the silicon (no wire bond and epoxy is not conductive) and can be left floating. It is not required to be connected to the PCB. Simply place the TL package on the same PCB traces as the existing GD package.
- 2. New use of the TL package: Place PCB trace for soldering of the center pad based on PCB layout recommendations for better mechanical connection and thermal conductivity. The PCB center pad can be connect to GND or left floating.

• Trace under the GD package

- Replacement of GD package: It is not best practice to have center pad over the trace but since the TL package center pad is not connected to the silicon the risk is low. If there are multiple traces there could be EMI and cross talk. In both cases the customer needs to evaluate risk.
- 2. New use of the TL package: Do not route traces under the package

14 Package outline




1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE	REFERENCES		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEDEC JEITA		PROJECTION	ISSUE DATE	
SOT505-2						02-01-16	


Figure 10. Package outline SOT505-2 (TSSOP8)

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.







15 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- · Inspection and repair
- · Lead-free soldering versus SnPb soldering

15.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

15.4 Reflow soldering

Key characteristics in reflow soldering are:

All information provided in this document is subject to legal disclaimers.

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 14</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board
 is heated to the peak temperature) and cooling down. It is imperative that the peak
 temperature is high enough for the solder to make reliable solder joints (a solder
 paste characteristic). In addition, the peak temperature must be low enough that the
 packages and/or boards are not damaged. The peak temperature of the package
 depends on package thickness and volume and is classified in accordance with
 Table 14 and Table 15

Table 14. SnPb eutectic process (from J-STD-020D)


Package thickness (mm)	nm) Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220	220				

Table 15. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)							
	Volume (mm³)	Volume (mm³)						
	< 350 350 to 2000 > 2000							
< 1.6	260	260	260					
1.6 to 2.5	260	250	245					
> 2.5	250	245	245					


Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.


Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 14.




For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

16 Soldering: PCB footprints





H-PDFN-8 I/O 3 X 2 X 0.5 PKG, 0.5 PITCH SOT1052-2




PCB DESIGN GUIDELINES RECOMMENDED SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V.	ALL RIGHTS RESERVED		DATE: 0	6 JAN 2022
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01831D	0	

Figure 17. PCB footprint for SOT1052-2 (XSON8); recommended solder mask opening pattern

H-PDFN-8 I/O 3 X 2 X 0.5 PKG, 0.5 PITCH SOT1052-2



PCB DESIGN GUIDELINES RECOMMENDED I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.


© NXP B.V. ALL RIGHTS RESERVED

DATE: 06 JAN 2022

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01831D	0	

Figure 18. PCB footprint for SOT1052-2 (XSON8); recommended I/O pads and solderable area

H-PDFN-8 I/O 3 X 2 X 0.5 PKG, 0.5 PITCH SOT1052-2



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES - RECOMMENDED SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 06 JAN 2022

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01831D	0	

Figure 19. PCB footprint for SOT1052-2 (XSON8); recommended solder paste stencil

H-PDFN-8 I/O 3 X 2 X 0.5 PKG, 0.5 PITCH

SOT1052-2

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

/3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY. /4. COPLANARITY APPLIES TO LEADS, DIE ATTACH FLAG.

5. MIN. METAL GAP FOR LEAD TO EXPOSED PAD SHALL BE 0.2 MM.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 06 JAN 2022 STANDARD: DRAWING NUMBER: REVISION: MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE NON-JEDEC 98ASA01831D 0

Figure 20. PCB footprint for SOT1052-2 (XSON8); notes

17 Abbreviations

Table 16. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
GPIO	General Purpose Input Output
НВМ	Human Body Model
I ² C	Inter-Integrated Circuit
MIL	Military
MM	Machine Model
РСВ	Printed-Circuit board
PMOS	Positive Metal Oxide Semiconductor
SMBus	System Management Bus
UART	Universal Asynchronous Receiver Transmitter
UTLP	Ultra Thin Leadless Package

18 Revision history

Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NTS0102_Q100 v.1.4	20221006	Product data sheet	2022100081	NTS0102_Q100 v.1.3
Modifications:	• <u>Table 2</u> : NTS010	02TL-Q100 Minimum Order Qu	uantity corrected to 4K	u per reel
NTS0102_Q100 v.1.3	20220420	Product data sheet	_	NTS0102_Q100 v.1.2
NTS0102_Q100 v.1.2	20220303	Product data sheet	_	NTS0102_Q100 v.1.1
NTS0102_Q100 v.1.1	20211112	Product data sheet	_	NTS0102_Q100 v.1
NTS0102_Q100 v.1	20130227	Product data sheet	_	_

19 Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

NTS0102-Q100

All information provided in this document is subject to legal disclaimers.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

19.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1. Tab. 2.	Ordering information	Tab. 10.	Dynamic characteristics for temperature range -40 °C to +85 °C	7
Tab. 3.	Ordering options	Tab. 11.	Dynamic characteristics for temperature	/
Tab. 3.	Pin description	Iab. II.		0
Tab. 4.		Tab. 12.	range -40 °C to +125 °C	
_	Limiting values4		Measurement points	
Tab. 6.	Recommended operating conditions4	Tab. 13.	Test data	
Tab. 7.	Typical static characteristics5	Tab. 14.	SnPb eutectic process (from J-STD-020D)	
Tab. 8.	Typical supply current5	Tab. 15.	Lead-free process (from J-STD-020D)	
Tab. 9.	Static characteristics 6	Tab. 16.	Abbreviations	
		Tab. 17.	Revision history	30
Figur	es			
Fig. 1.	Logic symbol2	Fig. 14.	Temperature profiles for large and small	
Fig. 2.	Pin configuration SOT505-2 (TSSOP8)3		components	23
Fig. 3.	Pin configuration SOT996-2 (XSON8)3	Fig. 15.	PCB footprint for SOT505-2 (TSSOP8);	
Fig. 4.	Pin configuration SOT1052-23	· ·	reflow soldering	24
Fig. 5.	The data input (An, Bn) to data output (Bn,	Fig. 16.	PCB footprint for SOT996-2 (XSON8U);	
Ū	An) propagation delay times12	Ü	reflow soldering	25
Fig. 6.	Enable and disable times12	Fig. 17.	PCB footprint for SOT1052-2 (XSON8);	
Fig. 7.	Test circuit for measuring switching times 13	J	recommended solder mask opening pattern	. 26
Fig. 8.	Typical operating circuit14	Fig. 18.	PCB footprint for SOT1052-2 (XSON8);	
Fig. 9.	Architecture of NTS0102-Q100 I/O cell	9	recommended I/O pads and solderable	
	(one channel)14		area	27
Fig. 10.	Package outline SOT505-2 (TSSOP8)17	Fig. 19.	PCB footprint for SOT1052-2 (XSON8);	
Fig. 11.	Package outline SOT996-2 (XSON8)18	g	•	28
Fig. 12.	Package outline SOT1052-2 (XSON8)19	Fig. 20.	PCB footprint for SOT1052-2 (XSON8);	20
Fig. 13.	Package outline SOT1052-2 (XSON8)20	1 ig. 20.	notes	29
ı ıy. 13.	1 ackage oddine 501 1032-2 (A50110)20		110169	29

Contents

1	General description	1
2	Features and benefits	1
3	Applications	
4	Ordering information	2
4.1	Ordering options	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	
6.2	Pin description	
7	Functional description	3
8	Limiting values	4
9	Recommended operating conditions	4
10	Static characteristics	5
11	Dynamic characteristics	7
12	Waveforms	12
13	Application information	
13.1	Applications	
13.2	Architecture	
13.3	Input driver requirements	
13.4	Output load considerations	
13.5	Power-up	15
13.6	Enable and disable	
13.7	Pull-up or pull-down resistors on I/Os lines	15
13.8	GD package vs TL package	
14	Package outline	
15	Soldering of SMD packages	21
15.1	Introduction to soldering	21
15.2	Wave and reflow soldering	21
15.3	Wave soldering	21
15.4	Reflow soldering	21
16	Soldering: PCB footprints	24
17	Abbreviations	30
18	Revision history	30
19	Legal information	31

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.