

(i.MX8M Nano Reference Board)

Revision History


Rev. Code	Date	By	Description
A	2020-08-12	Vector	Initial version release
A1	2021-01-08	Vector	Remove CPU socket.
A2	2022-03-02	Vector	Remove WDOG note for ROHM PMIC.

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 _B Denotes - Active-Low Signal
 <-> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


Preliminary - Subject to Change without Notice!


This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78758-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: PURL:
Designer: Victor Cheng	Drawing Title: X-8MNAOD3L-CPU		
Drawn by: Victor Cheng	Page Title: Title and Rev History		
Approved: <Approver>	Size Code:	Document Number SCH-47569 PDF: SF7-47569	Rev A2
Date:	Friday, March 04, 2022	Sheet	1 of 13

8MNANOD3L-EVK Block Diagram




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBL:			
Designer: Vector Cheng	Drawing Title: X-8MNANOD3L-CPU		
Drawn by: Vector Cheng	Page Title: Block Diagram		
Approved: <Approver>	Size C	Document Number SCH-47569 PDF: SPF-47569	Rev A2
Date: Friday, March 04, 2022		Sheet 2 of 13	


8MNANOD3L-EVK PWR TREE



i.MX8M Nano PWR







DDR3L 1GB

Command/Address



Ball name	Ball #	LPDR4A	DKR4	DOR3L
DRANK_AC00_P1	K1	CKR0_A	D0R0	
DRANK_AC01_P1	N1	CKR0_A	D0R0	
DRANK_AC02_P2		CKR_1_B	CKR_1_B	C5R0_C
DRANK_AC03_P2		CKR_1_B	CKR_1_B	C5R0_C
DRANK_AC04_P5		CKR_2_A	B0D_0	BA2
DRANK_AC05_P4		CKR_2_A	B0D_0	BA2
DRANK_AC06_P4		CK_C_A	B0D_0	A14
DRANK_AC07_P4		CK_C_A	ACT_1_N	A14
DRANK_AC08_P1	CA1	CA1_A	A12	A12/12/BCR
DRANK_AC09_P2	CA1	CA1_A	A11	A11
DRANK_AC10_P2	CA1	CA1_A	A7	A7
DRANK_AC11_P2	CA1	CA1_A	A8	A8
DRANK_AC12_P1	CA1	CA1_A	A4	A4
DRANK_AC13_P1	CA1	CA1_A	A5	A5
DRANK_AC14_P1	CA1	CA1_A	A6	A6
DRANK_AC15_P5		CK_1_A	CK_1_A	CK_F_A
DRANK_AC16_P4		CK_2_A	CK_2_A	CK_F_B
DRANK_AC17_P5		CKR0_B	CK_2_B	CK_F_B
DRANK_AC18_P2	CKR1_B	CKR1_B	CK_2_B	CK_F_B
DRANK_AC19_P4	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC20_P2	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC21_P2	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC22_P2	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC23_P2	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC24_P2	CK_1_B	CK_1_B	CK_2_B	CK_F_B
DRANK_AC25_P4	CA0_B	CA0_B	BA0	BA0
DRANK_AC26_P4	CA0_B	CA0_B	BA0	BA0
DRANK_AC27_P4	CA0_B	CA0_B	BA0	BA0
DRANK_AC28_P4	CA0_B	CA0_B	BA0	BA0
DRANK_AC29_P4	CA0_B	CA0_B	BA0	BA0
DRANK_AC30_P1	CA1_C	A11/AF	A10/AF	A10/AF
DRANK_AC31_P3	CA1_C	A11/AF	A10/AF	A10/AF
DRANK_AC32_P5	CA1_C	CA1_C	CA1_C	CA1_C
DRANK_AC33_P3	CA1_C	CA1_C	CA1_C	CA1_C
DRANK_AC34_P2	CA1_C	CA1_C	CA1_C	CA1_C
DRANK_AC35_P2	CA1_C	CA1_C	CA1_C	CA1_C
DRANK_AC36_P1	CA1_C	CA1_C	CA1_C	CA1_C


i.MX8M Nano IO Interface



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: IUD: X PUB:	
Designer: Vector Cheng		Drawing Title: X-8MNAOD3L-CPU	
Drawn by: Vector Cheng		Page Title: CPU IO	
Approved: <Approver>		Size C	Document Number SCH-47569 PDF: SPF-47569
Date: Friday, March 04, 2022		Sheet 6	Rev A2


i.MX8M Nano PHYs




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IJO: X PUB:
Designer: Vector Cheng	Drawing Title: X-8MNANOD3L-CPU		
Drawn by: Vector Cheng	Page Title: CPU PHY		
Approved: <Approver>	Size B	Document Number SCH-47569 PDF: SPF-47569	Rev A2
Date: Friday, March 04, 2022		Sheet 7 of 13	



i.MX8M Nano MISC

JTAG Debug





		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBI:			
Designer: Vector Cheng	Drawing Title: X-8MNANOD3L-CPU		
Drawn by: Vector Cheng	Page Title: CPU MISC		
Approved: <Approver>	Size A4	Document Number SCH-47569 PDF: SPF-47569	Rev A2
Date: Friday, March 04, 2022	Sheet 8	of 13	

eMMC





QSPI Flash




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer: Vector Cheng		Drawing Title: X-8MNANOD3L-CPU		
Drawn by: Vector Cheng		Page Title: eMMC/QSPI		
Approved: <Approver>	Size B	Document Number SCH-47569 PDF: SPF-47569	Rev A2	
Date: Friday, March 04, 2022		Sheet 9 of 13		

Power Sequence




Antenna 2.4G/5G
Layout:
Route the Antenna trace as 50 ohm.



Note:


1. Time from EN reaches 1.2V to VOUT starts ramping is 40us typical
2. RC delay adder is used to make sure WIFI_1V8 powers up after VDD_3V3

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Vector Cheng		Drawing Title: X-8MNANOD3L-CPU	
Drawn by: Vector Cheng		Page Title: WIF/BT Module	
Approved: <Approver>	Size B	Document Number SCH-47569 PDF: SPF-47569	Rev A2
Date: Friday, March 04, 2022		Sheet 10 of 13	

Boot Mode



i.MX8M Nano Boot Mode

BOOT_PIN[3]	BOOT_PIN[2]	BOOT_PIN[1]	BOOT_PIN[0]	Boot Modes
BOOT_MODE3 (TEST_MODE)	BOOT_MODE2 (JTAG_TRST_B)	BOOT_MODE1	BOOT_MODE0	Function
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2])
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode




- Note:**
- 1. BOOT_MODE0-3 singals are used for boot selections
 - 2. BOOT_MODE singals have internal PD before and after POR_B reset is deasserted!
 - 3. When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!


SYS PMIC



GND Testpoints



Backup PWR Supply



i.MX8M Nano DDR3L EVK Power Sequence

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNVS_1V8	LDO1	1.62	1.8	1.98	10
2	VDD_SNVS_OV8	LDO2	0.76	0.8	0.9	10
3	RTC_RESET_B	RTC_RESET_B	--	--	--	--
4	CLK_32K_OUT	RTC_CLK	--	--	--	--
5	VDD_SOC_0V9	BUCK1	0.76/0.805/0.9	0.8/0.85/0.95	0.9/0.95/1.0	3000
6	VDDA_1V8	LDO3	1.71	1.8	1.89	300
7	VDD_1V8/NVCC_1V8	BUCK5	1.65	1.8	1.95	2000
8	NVCC_DRAM_1V35	BUCK6	1.283	1.35	1.417	2000
9	VDD_3V3/NVCC_3V3	BUCK4	3	3.3	3.6	3000
9	NVCC_SD2	LDO5	3.0/1.65	3.3/1.8	3.6/1.95	150
10	POR_B	POR_B	--	--	--	--
11	VDD_PHY_1V2	LDO4	1.14	1.2	1.26	200


Note:

- WD0G_B is used as Cold Reset, external pull up is needed. On EVK, R106 is not necessary, since WD0G_B/GPIO1_I002 of CPU has internal pull up.
- PMIC_nINT is open drain output, external pull up is needed. On EVK, R61 is not necessary, since PMIC_nINT/GPIO1_I003 of CPU has internal pull up.
- AGND/BUCK_AGND should be connected to ground plane through Via. Do not short to EP directly on top layer


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Vector Cheng		Drawing Title: X-8MNNOD3L-CPU	
Drawn by: Vector Cheng		Page Title: PMIC PCA9450B	
Approved: <Approver>		Size C	Document Number SCH-47569 PDF: SPF-47569
Date: Friday, March 04, 2022		Sheet 12	of 13

B2B Connector for CPU Board


Header




Receptacle




Receptacle



When using M.2 WIFI Module, remove R115, populate R116!



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: A PUB:			
Designer: Vector Cheng		Drawing Title: X-8MNANOD3L-CPU	
Drawn by: Vector Cheng		Page Title: SOM Interface	
Approved: <Approver>		Size B Document Number SCH-47569 PDF: SPF-47569	
Date: Friday, March 04, 2022		Rev A2	
Sheet 13 of 13			