The MPC7448 is the first discrete high-performance PowerPC processor manufactured on 90 nanometer silicon-on-insulator (SOI) process technology and continues Freescale Semiconductor’s strong legacy of providing PowerPC products with significant processing performance at very low power. The MPC7448 is designed to exceed 1.5 GHz processing performance and offers enhanced power management capabilities. Running at 1.4 GHz, the MPC7448 is expected to use less than 10 watts of power. MPC7448 processors are ideal for leading-edge computing, embedded network control and signal processing applications.

Key architectural features include an MPX bus that scales to 200 MHz, 1 MB of on-chip L2 cache with support for Error Correcting Codes (ECC), and full 128-bit implementation of Freescale’s AltiVec™ technology with the added feature of supporting out-of-order transactions. The MPC7448 is pin compatible with Freescale’s MPC7447 and MPC7447A PowerPC products, offering an easy upgrade path to better system performance.

Caching In
L2 cache helps keep the PowerPC processor pipeline full, enabling faster and more efficient processing—and the increase in the MPC7448’s L2 cache to 1 MB provides even greater opportunity for performance gains. The L2 cache is fully pipelined for two-cycle throughput in the MPC7448. It responds with an 11-cycle load latency for an L1 miss that hits in L2 with ECC disabled and 12 cycles when ECC is enabled. In the MPC7448, as many as six outstanding cache misses are allowed between the L1 data cache and L2 bus. In addition, the MPC7448 supports a second cacheable store miss. The processors also provide cache locking to the L1 caches so that key performance algorithms and code can be locked in the L1 cache.
**Compatibility and Support**

The MPC7448 can be a drop-in upgrade for MPC7447 and MPC7447A processors because it is pin-for-pin compatible. In addition, as with all PowerPC processors, the MPC7448 is fully software compatible with the MPC7xxx family of processors. The Freescale family of PowerPC processors continues to enjoy the support of a broad set of operating systems, compilers and development tools from third-party vendors.

---

**Power Management**

Continuing to pursue lower and lower power consumption is a keen focus with the Freescale family of PowerPC processors, and the MPC7448 is no exception. Power management features include:

> Expanded Dynamic Frequency Switching (DFS) capability enabling improved power savings (divide-by-two and divide-by-four modes are provided)
> Voltage scales down to 0.9V
> Added benefits of 90 nanometer technology include:
  - Multi-Vt and triple gate oxide integrated transistors for low standby power
  - Low-K dielectric for high performance with reduced power and noise
> Temperature sensing diodes included to monitor die temperature

**Superscaler Core**

The MPC7448 processor features a high-frequency superscalar e600 PowerPC core*, capable of issuing four instructions per clock cycle (three instructions plus one branch) into 11 independent execution units:

> Four integer units (three simple plus one complex)
> Double-precision floating point unit
> Four AltiVec technology units (simple, complex, floating and permute)
> Load/store unit
> Branch processing unit

**AltiVec Acceleration**

The MPC7448 includes the same powerful 128-bit AltiVec vector execution unit as found in previous MPC7xxx devices. AltiVec technology may dramatically enhance the performance of applications such as voice-over-Internet Protocol (VoIP), speech recognition, multi-channel modems, virtual private network servers, high-resolution 3-D graphics, motion video (MPEG-2, MPEG-4), high fidelity audio (3-D audio, AC-3), and so on. AltiVec computational instructions are executed in the four independent, pipelined AltiVec execution units. A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. In the MPC7448, a maximum of two AltiVec instructions can be issued out-of-order to any combination of AltiVec execution units per clock cycle from the bottom two AltiVec instruction queue entries. For example, an instruction in queue one destined for AltiVec integer unit one does not have to wait for an instruction in queue zero that is stalled behind an instruction waiting for operand availability.

---

Learn More: For more information about Freescale products, please visit [www.freescale.com](http://www.freescale.com).