NXP Semiconductors


Select site:

English

74AUP2G241

Selection guide

Datasheet

74AUP2G241
(Product Specification)
12-Jan-09, 22 pages, 119 kB

Download all documentation

74AUP2G241 - Low-power dual buffer/line driver; 3-state

General description
Features
Products/packages
Quality/reliability/chemical content
Pricing/ordering/availability
Samples
Discontinued information
Applications
Block diagrams/pinning
Design support
Parametrics/similar products
Print/email
Disclaimers
All information hereunder is subject to the subsequent disclaimers

General description

The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

This device has an input-disable feature, which allows floating input signals. The input 1A is disabled when the output enable input 1OE is HIGH. The input 2A is disabled when the output enable input 2OE is LOW.

Features

  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114E Class 3A exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101C exceeds 1000 V
  • Low static power consumption; ICC = 0.9 uA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 pct of VCC
  • Input-disable feature allows floating input conditions
  • IOFF circuitry provides partial Power-down mode operation
  • Multiple package options
  • Specified from -40 Cel to +85 Cel and -40 Cel to +125 Cel

Products/packages

Type numberOrderable part numberOrdering code (12NC)Product statusPackagePackingMarkingECCN
74AUP2G241DC74AUP2G241DC,1259352 807 38125Volume productionSOT765-1
(VSSOP8)
Reel Pack, Reverse, ReverseStandard Marking
74AUP2G241GD74AUP2G241GD,1259352 882 78125Volume productionSOT996-2
(XSON8U)
Reel Pack, Reverse, ReverseStandard Marking
74AUP2G241GM74AUP2G241GM,1259352 814 38125Volume productionSOT902-1
(XQFN8U)
Reel Pack, Reverse, ReverseStandard Marking
74AUP2G241GT74AUP2G241GT,1159352 807 39115Volume productionSOT833-1
(XSON8U)
Reel Pack, SMD, 7"Standard Marking

Quality/reliability/chemical content

Type numberOrderable part numberChemical contentRoHSLeadfree Conversion dateRHFIRF (FIT)MTBF (hours)MSL
74AUP2G241DC74AUP2G241DC,12574AUP2G241DC
Always Pb-free 3,293,04E+081
74AUP2G241GD74AUP2G241GD,12574AUP2G241GD
Always Pb-free 3,293,04E+081
74AUP2G241GM74AUP2G241GM,12574AUP2G241GM
Always Pb-free 3,293,04E+081
74AUP2G241GT74AUP2G241GT,11574AUP2G241GT
Always Pb-free 3,293,04E+081

Quality and reliability disclaimer

Pricing/ordering/availability

Type numberOrdering code(12NC)Orderable part numberIndicative price/unit($)RegionDistributorIn stockOrder quantityInventory dateBuy onlineSamples
74AUP2G241DC9352 807 38125  74AUP2G241DC,125  NAMOUSER ELECTRONICS2,785 11/20/2009Buy onlineOrder samples
74AUP2G241GD9352 882 78125  74AUP2G241GD,125        not available
74AUP2G241GM9352 814 38125  74AUP2G241GM,125        not available
74AUP2G241GT9352 807 39115  74AUP2G241GT,115        not available

Block diagrams/pinning

Design support

Application Notes