The 74F193 is a 4-bit synchronous up/down counter in the binary mode. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either clock input. If the CPU clock is pulsed while CPD is held High, the device will count up. If CPD clock is pulsed while CPU is held High, the device will count down. The device can be cleared at any time by the asynchronous reset pin. It may also be loaded in parallel by activating the asynchronous parallel load pin.
Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, asynchronous preset, load, and synchronous count up and count down functions.
Each flip-flop contains JK feedback from slave to master, such that a Low-to-High transition on the CPD input will decrease the count by one, while a similar transition on the CP U input will advance the count by one.
One clock should be held High while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first JK flip-flop, which cannot toggle as long as either clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts.
The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally High. When the circuit has reached the maximum count state of 15, the next High-to-Low transition of CPU will cause TCU to go Low. TCU will stay Low until CPU goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the TCD output will go Low when the circuit is in the zero state and the CPD goes Low. The TC outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms.
Multistage counters will not be fully synchronous since there is a two-gate delay time difference added for each stage that is added.
The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs (D0 - D3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs when the Parallel Load (PL) input is Low. A High level on the Master Reset (MR) input will disable the parallel load gates, override both clock inputs, and set all Q outputs Low. If one of the clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of the clock will be interpreted as a legitimate signal and will be counted.
All type numbers in the table below are discontinued. See the table Discontinued information for more information.
| Type number | Orderable part number | Ordering code (12NC) | Product status | Package | Packing | Marking | ECCN |
|---|---|---|---|---|---|---|---|
| N74F193D | N74F193D,602 | 9338 889 10602 | Discontinued Replacement product | SOT109 | Tube (Signetics) | Standard Marking | |
| N74F193D | N74F193D,623 | 9338 889 10623 | Discontinued Replacement product | SOT109 | Reel Pack, SMD, 13" (Signetics) | Standard Marking |
All type numbers in the table below are discontinued. See the table Discontinued information for more information.
| Type number | Orderable part number | Chemical content | RoHS | Leadfree Conversion date | RHF | IRF (FIT) | MTBF (hours) | MSL |
|---|---|---|---|---|---|---|---|---|
| N74F193D | N74F193D,602 | N74F193D |
| week 4, 2004 | 5,63 | 1,78E+08 | 1 | |
| N74F193D | N74F193D,623 | N74F193D |
| week 4, 2004 | 5,63 | 1,78E+08 | 1 |
| Type number | Ordering code (12NC) | Last-time buy date | Last-time delivery date | Replacement product | DN Notice | Status | Comments |
|---|---|---|---|---|---|---|---|
| N74F193D | 933888910602 | 31-dec-09 | 30-jun-10 | $product.prunedProduct.eplacementPart | DN 64 |
| Limited Availability. |
| N74F193D | 933888910623 | 31-dec-09 | 30-jun-10 | $product.prunedProduct.eplacementPart | DN 64 |
| Limited Availability. |
Application Notes
| Type number | Package | Description | Fmax(MHz) | Propagation Delay(ns) | Voltage | No. of Pins | Logic Switching Levels | Output Drive Capability |
|---|---|---|---|---|---|---|---|---|
| N74F193D | SOT109
| Presettable Synchronous 4-Bit Binary Up/Down Counter with Separate Up/Down Clocks | 125 | 5.5 | 4.5-5.5 V | 16 | TTL | -1/+20 mA |
Similar products
74F193
links to the similar products page containing an overview of products that are similar in
function or related to the type number(s) as listed on this page.
The similar products page includes products from the same catalog tree(s),
relevant selection guides and products from the same functional category.