The 74F193 is a 4-bit synchronous up/down counter in the binary mode. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either clock input. If the CPU clock is pulsed while CPD is held High, the device will count up. If CPD clock is pulsed while CPU is held High, the device will count down. The device can be cleared at any time by the asynchronous reset pin. It may also be loaded in parallel by activating the asynchronous parallel load pin.
Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, asynchronous preset, load, and synchronous count up and count down functions.
Each flip-flop contains JK feedback from slave to master, such that a Low-to-High transition on the CPD input will decrease the count by one, while a similar transition on the CP U input will advance the count by one.
One clock should be held High while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first JK flip-flop, which cannot toggle as long as either clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts.
The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally High. When the circuit has reached the maximum count state of 15, the next High-to-Low transition of CPU will cause TCU to go Low. TCU will stay Low until CPU goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the TCD output will go Low when the circuit is in the zero state and the CPD goes Low. The TC outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms.
Multistage counters will not be fully synchronous since there is a two-gate delay time difference added for each stage that is added.
The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs (D0 - D3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs when the Parallel Load (PL) input is Low. A High level on the Master Reset (MR) input will disable the parallel load gates, override both clock inputs, and set all Q outputs Low. If one of the clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of the clock will be interpreted as a legitimate signal and will be counted.
| Type number | North American Type number | Ordering code (12NC) | Product status | Package | Packing | Marking | Chemical content | Leadfree conversion date |
|---|---|---|---|---|---|---|---|---|
| N74F193D | N74F193D | 9338 889 10602 | Volume production | SOT109-1
(SO16) | Tube (Signetics) | Standard Marking | N74F193D
| week 4, 2004 |
| N74F193D | N74F193D-T | 9338 889 10623 | Volume production | SOT109-1
(SO16) | Reel Pack, SMD, 13" (Signetics) | Standard Marking | N74F193D
| week 4, 2004 |
| N74F193N | N74F193N | 9337 948 20602 | Volume production | SOT38-4
(DIP16) | Tube (Signetics) | Standard Marking | N74F193N
| Always Pb-free |
| Type number | Ordering code(12NC) | Indicative price/unit($) | Region | Distributor | In stock | Inventory date | Buy online | Samples |
|---|---|---|---|---|---|---|---|---|
| N74F193D | 9338 889 10602 | 1.0700 | not available | |||||
| N74F193D | 9338 889 10623 | 1.0700 | Order samples | |||||
| N74F193N | 9337 948 20602 | 0.9800 | Order samples |
Application Notes
| Type number | Package | Description | Fmax(MHz) | Propagation Delay(ns) | Voltage | No. of Pins | Logic Switching Levels | Output Drive Capability |
|---|---|---|---|---|---|---|---|---|
| N74F193D | SOT109-1
(SO16) | Presettable Synchronous 4-Bit Binary Up/Down Counter with Separate Up/Down Clocks | 125 | 5.5 | 4.5-5.5 V | 16 | TTL | -1/+20 mA |
| N74F193N | SOT38-4
(DIP16) | Presettable Synchronous 4-Bit Binary Up/Down Counter with Separate Up/Down Clocks | 125 | 5.5 | 4.5-5.5 V | 16 | TTL | -1/+20 mA |
74F193 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.
The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.
The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.
As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.
The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.