74LVC32245A

General description

The 74LVC32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features four output enable (nOE) inputs for easy cascading and four send/receive (nDIR) inputs for direction control. Pin nOE controls the outputs so that the buses are effectively isolated.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

To ensure the high-impedance state during power-up or power-down, pin nOE should be tied to V_CC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

• 5 V tolerant inputs/outputs for interfacing with 5 V logic
• Wide supply voltage range from 1.2 V to 3.6 V
• CMOS low power consumption
• MULTIBYTE flow-through standard pin-out architecture
• Low inductance multiple power and ground pins for minimum noise and ground bounce
• Direct interface with TTL levels
• Inputs accept voltages up to 5.5 V
• High-impedance when V_CC = 0 V
• Complies with JEDEC standard JESD8-B / JESD36
• ESD protection:
  • HBM EIA/JESD22-A114-B exceeds 2000 V
  • MM EIA/JESD22-A115-A exceeds 200 V
• Specified from -40 Cel to +85 Cel
• Packaged in plastic fine-pitch ball grid array package

Products/packages

Quality/reliability/chemical content

Quality and reliability disclaimer

Pricing/ordering/availability

Applications

Related applications
Transceiver board
Main CPU board

Block diagrams/pinning

Design support

Application Notes

AN240; Interfacing 3 Volt and 5 Volt Applications (1995-09-15)

AN263; Power considerations when using CMOS and BiCMOS logic devices (2002-02-05)

Print / Email

• Print this information
• Email this information

Disclaimers

• General product disclaimer
• Quality and reliability disclaimer