LPC2104/2105/2106

General description

The UART are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 128 kB of embedded high speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty.

Due to their tiny size and low power consumption, these microcontrollers are ideal for applications where miniaturization is a key requirement, such as access control and point-of-sale. With a wide range of serial communications interfaces and on-chip SRAM options up to 64 kB, they are very well suited for communication gateways and protocol converters, soft modems, voice recognition and low end imaging, providing both large buffer size and high processing power. Various 32-bit timers, PWM channels, and 32 GPIO lines make these microcontrollers particularly suitable for industrial control and medical systems.

Remark: Throughout the data sheet, the term LPC2104/2105/2106 will apply to devices with and without /00 and /01 suffixes. Suffixes will be used to differentiate devices whenever they include new features.

Features

New features implemented in LPC2104/2105/2106/01 devices

• Fast GPIO port enables port pin toggling up to 3.5 times faster than the original device and also allows for a port pin to be read at any time regardless of its function.
• UART 0/1 include fractional baud rate generator, autobauding capabilities, and handshake flow-control fully implemented in hardware.
• Buffered SSP serial controller supporting SPI, 4-wire SSI, and Microwire formats.
• SPI programmable data length and master mode enhancement.
• Diversified Code Read Protection (CRP) enables different security levels to be implemented.
• General purpose timers can operate as external event counters.

Key common features

• 16/32-bit ARM7TDMI-S processor.
• 16/32/64 kB on-chip static RAM.
• 128 kB on-chip flash program memory. 128-bit-wide interface/accelerator enables high speed 60 MHz operation.
• In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or full chip erase takes 400 ms.
• Vectored Interrupt Controller with configurable priorities and vector addresses.
• EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service routines can continue to execute whilst the foreground task is debugged with the on-chip RealMonitor software.
• Embedded Trace Macrocell enables non-intrusive high speed real-time tracing of instruction execution.
• Multiple serial interfaces including two UARTs (16C550), Fast I²C-bus (400 kbit/s), and SPI.
• Two 32-bit timers (7 capture/compare channels), PWM unit (6 outputs), Real Time Clock and Watchdog.
• Up to thirty-two 5 V tolerant general purpose I/O pins in a tiny LQFP48 (7 mm x 7 mm) package.
• 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 us.
• The on-chip crystal oscillator should have an operating range of 1 MHz to 25 MHz.
• Two low power modes, Idle and Power-down.
• Processor wake-up from Power-down mode via external interrupt.
• Individual enable/disable of peripheral functions for power optimization.
• Dual power supply:
  • CPU operating voltage range of 1.65 V to 1.95 V (1.8 V +- 8.3 pct).
  • I/O power supply range of 3.0 V to 3.6 V (3.3 V +- 10 pct) with 5 V tolerant I/O pads.

Products/packages

The variants in the table below are discontinued. See the table Discontinued information for more information.

Quality/reliability/chemical content

The variants in the table below are discontinued. See the table Discontinued information for more information.

Quality and reliability disclaimer

Pricing/ordering/availability

Discontinued information

Applications

Related applications
Intelligent washing machine
LCD TV - MMS functionality
Color mixing for RGBA LEDs

Block diagrams/pinning

Design support

Application Notes

AN10403; Connecting ethernet interface with LPC2000 (2007-02-09)

AN10689; Full-duplex software UART for LPC2000 (2008-01-18)

AN10414; Handling of spurious interrupts in the LPC2000 (2006-01-04)

AN10404; Initialization code/hints for the LPC2000 family (2005-11-01)

AN10587; Interfacing NXP bridge IC with NXP ARM microcontroller (2007-02-26)

AN10835; LPC2000 secondary bootloader for code update using IAP (2009-05-26)

AN10878; Migrating to the LPC1700 series (2009-10-06)

AN10381; Nesting of interrupts in the LPC2000 (2005-06-06)

AN10775; NicheLite for LPC implementation notes (2009-07-16)

AN10254; Philips ARM LPC microcontroller family (2004-10-25)

AN10255; Philips LPC210x microcontroller family (2004-10-25)

AN10331; Philips LPC2xxx family phase lock loop (2004-11-01)

AN10369; UART/SPI/I2C code examples (2005-04-12)

AN10256; Using IAP for LPC2000 ARM devices (2004-10-25)

AN10302; Using the Philips LPC2000 Flash utility with the Keil MCB2100 and IAR LPC210x Kickstart evaluation boards (2004-06-10)

AN10413; uC/OS-II Time Management in LPC2000 (2007-07-18)

Support Documents

LPC2000_Series_Secondary_Bootloader; AN10835 - LPC2000 series secondary bootloader source code (2009-05-27)

75016543; An industry-leading portfolio of cost-effective, power-saving solutions for major home appliances (2008-06-01)

75016739; Development Tools for ARM-based MCUs - June 2009 (2009-06-01)

index; Development Tools for LPC2100 devices (2003-05-21)

ES_LPC2104_01; Errata sheet LPC2104/01 (2008-07-10)

ES_LPC2104_2104_00; Errata sheet LPC2104; LPC2104/00 (2009-03-12)

ES_LPC2105_01; Errata sheet LPC2105/01 (2008-07-10)

ES_LPC2105_2105_00; Errata sheet LPC2105; LPC2105/00 (2009-03-12)

ES_LPC2106_01; Errata sheet LPC2106/01 (2008-07-10)

ES_LPC2106_2106_00; Errata sheet LPC2106; LPC2106/00 (2009-03-12)

lpc2000_bl_update; LPC2000 Boot Loader update via ISP (2004-08-02)

TN06002_LPC2000_EINT; LPC2000 EINT dual edge interrupts (2006-02-22)

lpc2000_flash_isp_utility; LPC2000 Flash ISP Utility v2.2.3 (2005-10-27)

TN06005_LPC2000_I2C; LPC2000 I2C slave code example (2006-04-21)

TN06008_LPC2000_SPI; LPC2000 SPI slave code example (2006-06-16)

2104; LPC2104, LPC2104/00 Erratasheet (2006-06-16)

UM10275; LPC2104/2105/2106 User manual (2009-04-08)

2105; LPC2105, LPC2105/00 Erratasheet (2006-06-16)

2106; LPC2106, LPC2106/00 Erratasheet (2006-06-16)

MACC06001_LPC2000_SPI; LPC2xxx SPI master code example (2006-01-20)

MACC05007_LPC2000_UART; LPC2xxx UART transmitter code example (2005-09-19)

web; LPCZone Training Video - NTRU Encryption Overview training (2008-01-06)

75016725; Microcontroller Brochure - April 2009 (2009-04-04)

75016669; Microcontroller Line Card - April 2009 (2009-04-04)

TN07002_UUencode; TN07002 UUencode (2007-05-09)

Parametrics/similar products

Similar products
LPC2104/2105/2106 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Print / Email

• Print this information
• Email this information

Disclaimers

• General product disclaimer
• Quality and reliability disclaimer