LPC2361/62

General description

The LPC2361/62 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with real-time emulation that combines the microcontroller with up to 128 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical performance in interrupt service routines and DSP algorithms, this increases performance up to 30 pct over Thumb mode. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty.

The LPC2361/62 are ideal for multi-purpose serial communication applications. They incorporate a 10/100 Ethernet Media Access Controller (MAC) (LPC2362 only), USB full speed device with 4 kB of endpoint RAM, four UARTs, two CAN channels, an SPI interface, two Synchronous Serial Ports (SSP), three I²C interfaces, and an I²S interface. This blend of serial communications interfaces combined with an on-chip 4 MHz internal oscillator, SRAM of up to 32 kB, 16 kB SRAM for Ethernet (available as general purpose SRAM for the LPC2361), 8 kB SRAM for USB and general purpose use, together with 2 kB battery powered SRAM make these devices very well suited for communication gateways and protocol converters. Various 32-bit timers, an improved 10-bit ADC, 10-bit DAC, one PWM unit, a CAN control unit, and up to 70 fast GPIO lines with up to 12 edge or level sensitive external interrupt pins make these microcontrollers particularly suitable for industrial control and medical systems.

Features

• ARM7TDMI-S processor, running at up to 72 MHz.
• Up to 128 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. Flash program memory is on the ARM local bus for high performance CPU access.
• 8 kB (LPC2361) or 32 kB (LPC2362) of SRAM on the ARM local bus for high performance CPU access.
• 16 kB SRAM for Ethernet interface. Can also be used as general purpose SRAM.
• 8 kB SRAM for general purpose DMA use also accessible by the USB.
• Dual Advanced High-performance Bus (AHB) system that provides for simultaneous Ethernet DMA (LPC2362 only), USB DMA, and program execution from on-chip flash with no contention between those functions. A bus bridge allows the Ethernet DMA to access the other AHB subsystem.
• Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
• General Purpose DMA controller (GPDMA) on AHB that can be used with the SSP serial interfaces, the I²S port, as well as for memory-to-memory transfers.
• Serial interfaces:
  • Ethernet MAC with associated DMA controller (LPC2362 only). These functions reside on an independent AHB.
  • USB 2.0 device/host/OTG with on-chip PHY and associated DMA controller.
  • Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
  • CAN controller with two channels.
  • SPI controller.
  • Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt and pins. These can be used with the GPDMA controller.
  • Three I²C-bus interfaces (one with open-drain and two with standard port pins).
  • I²S (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
• Other peripherals:
  • 70 general purpose I/O pins with configurable pull-up/down resistors.
  • 10-bit ADC with input multiplexing among 6 pins.
  • 10-bit DAC.
  • Four general purpose timers/counters with a total of 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
  • One PWM/timer block with support for three-phase motor control. The PWM has two external count inputs.
  • Real-Time Clock (RTC) with separate power pin, clock source can be the RTC oscillator or the APB clock.
  • 2 kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
  • WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
• Standard ARM test/debug interface for compatibility with existing tools.
• Emulation trace module supports real-time trace.
• Single 3.3 V power supply (3.0 V to 3.6 V).
• Three reduced power modes: idle, sleep, and power-down.
• Four external interrupt inputs configurable as edge/level sensitive. All pins on PORT0 and PORT2 can be used as edge sensitive interrupt sources.
• Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt).
• Two independent power domains allow fine tuning of power consumption based on needed features.
• Each peripheral has its own clock divider for further power saving.
• Brownout detect with separate thresholds for interrupt and forced reset.
• On-chip power-on reset.
• On-chip crystal oscillator with an operating range of 1 MHz to 25 MHz.
• 4 MHz internal RC oscillator trimmed to 1 pct accuracy that can optionally be used as the system clock. When used as the CPU clock, does not allow CAN and USB to run.
• On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
• Versatile pin function selections allow more possibilities for using on-chip peripheral functions.

Products/packages

Pricing/ordering/availability

Applications

• Industrial control
• Medical systems
• Protocol converter
• Communications

Block diagrams/pinning

Design support

Application Notes

AN10744_1; Ethernet secondary ISP bootloader (2008-09-05)

AN10835_1; LPC2000 secondary bootloader for code update using IAP (2009-05-26)

AN10835_1; LPC2000 secondary bootloader for code update using IAP (2009-05-26)

AN10703_1; NXP USB host lite (2008-07-24)

AN10775_1; NicheLite for LPC implementation notes (2008-12-19)

AN10799_2; Porting uIP1.0 to LPC23xx/24xx (2009-06-15)

AN10759_1; USB secondary ISP bootloader for LPC23xx (2008-10-17)

AN10256_2; Using IAP for LPC2000 ARM devices (2004-10-25)

AN10256_2; Using IAP for LPC2000 ARM devices (2004-10-25)

Support Documents

75016676; 100 MHz, 32-bit Microcontrollers with Cortex-M3 (2009-02-01)

75016573; 72-MHz, 32-bit microcontroller with ARM7TDMI-S (2008-08-01)

EthernetBootloader; AN10744 Ethernet Bootloader (2008-09-08)

Ethernet_Flash_Utility_Installer; AN10744 Ethernet flash utility installer (2008-09-08)

LPC23xx_USB_Bootloader; AN10759 USB bootloader (LPC23xx) (2008-10-14)

uip_webserver_src_20090525; AN10799 - uIP webserver source code (2009-06-16)

LPC2000_Series_Secondary_Bootloader; AN10835 - LPC2000 series secondary bootloader source code (2009-05-27)

75016543; An industry-leading portfolio of cost-effective, power-saving solutions for major home appliances (2008-06-01)

75016739; Development Tools for ARM-based MCUs - June 2009 (2009-06-01)

ES_LPC2361_2; Errata sheet LPC2361 (2009-05-11)

ES_LPC2362_2; Errata sheet LPC2362 (2009-05-11)

UM10211_2; LPC23XX User manual (2009-02-11)

web; LPCZone Training Video - LPC23xx and LPC24xx Overview training (2008-01-07)

web; LPCZone Training Video - NTRU Encryption Overview training (2008-01-06)

75016725; Microcontroller Brochure - April 2009 (2009-04-04)

75016669; Microcontroller Line Card - April 2009 (2009-04-04)

Parametrics/similar products

Similar products
LPC2361/62 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Print / Email

• Print this information
• Email this information

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.

The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.