PCA9516A

General description

The PCA9516A is a CMOS integrated circuit intended for application in I²C-bus and SMBus systems.

While retaining all the operating modes and features of the I²C-bus system, it permits extension of the I²C-bus by buffering both the data (SDAn) and the clock (SCLn) lines, thus enabling five buses of 400 pF.

The I²C-bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9516A enables the system designer to divide the bus into five segments off of a hub where any segment-to-segment transition sees only one repeater delay.

It can also be used to run different buses at 5 V and 3.3 V or 400 kHz and 100 kHz buses where the 100 kHz bus is isolated when 400 kHz operation of the other bus is required.

Two or more PCA9516As cannot be put in series. The PCA9516A design does not allow this configuration. Since there is no direction pin, slightly different 'legal' low voltage levels are used to avoid lock-up conditions between the input and the output of each repeater in the hub. A 'regular LOW' applied at the input of a PCA9516A will be propagated as a 'buffered LOW' with a slightly higher value on all the enabled outputs. When this 'buffered LOW' is applied to another PCA9515A, PCA9516A, or PCA9518A in series, the second PCA9515A, PCA9516A, or PCA9518A will not recognize it as a 'regular LOW' and will not propagate it as a 'buffered LOW' again. The PCA9510A/9511A/9513A/9514A and PCA9512A cannot be used in series with the PCA9515A, PCA9516A, or PCA9518A, but can be used in series with themselves since they use shifting instead of static offsets to avoid lock-up conditions.

Features

• 5 channel, bidirectional buffer
• I²C-bus and SMBus compatible
• Active HIGH individual repeater enable input
• Open-drain input/outputs
• Lock-up free operation
• Supports arbitration and clock stretching across the repeater
• Accommodates Standard-mode and Fast-mode I²C-bus devices and multiple masters
• Powered-off high-impedance I²C-bus pins
• Operating supply voltage range of 2.3 V to 3.6 V
• 5.5 V tolerant I²C-bus and enable pins
• 0 Hz to 400 kHz clock frequency¹
• ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
• Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
• Packages offered: SO16 and TSSOP16

1. The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

Products/packages

Quality/reliability/chemical content

Quality and reliability disclaimer

Pricing/ordering/availability

Applications

Related applications
Intelligent washing machine
Transceiver board
Power amplifier board
Main CPU board
LCD TV - MMS functionality

Block diagrams/pinning

Design support

Application Notes

AN255; I2C / SMBus Repeaters, Hubs and Expanders (2002-12-19)

AN10441; Level shifting techniques in I2C-bus design (2007-06-20)

AN262; PCA954X FAMILY OF I²C / SMBus MULTIPLEXERS and SWITCHES (2004-10-01)

Support Documents

UM10206; I2C Demonstration Board 2005-1 Quick Start Guide (2006-06-13)

UM10204; I2C-bus specification and user manual (2007-06-26)

web; IBIS and HSPICE Model ()

75016532; NXP 2-channel I²C-bus repeaters PCA9515x and 5-channel I²C-bus hubs PCA9516x (2008-07-01)

75016530; NXP level-shifting and hot-swappable I²C/SMBus buffers PCA951xA (2008-07-01)

UM10323; PCA9600 demonstration board OM6293 (2008-12-15)

Parametrics/similar products

Similar products
PCA9516A links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Print / Email

• Print this information
• Email this information

Disclaimers

• General product disclaimer
• Quality and reliability disclaimer