NXP Semiconductors


Select site:

English

Datasheet

PDI1394P25
(Preliminary Specification)
06-Sep-01, 44 pages, 246 kB

Download all documentation

General description

The PDI1394P25 provides the digital and analog transceiver functions needed to implement a one port node in a cable-based IEEE 1394-1995 and/or 1394a network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The PDI1394P25 is designed to interface with a Link Layer Controller (LLC), such as the PDI1394L40 or PDI1394L41.

Features

  • Fully supports provisions of IEEE 1394-1995 Standard for high performance serial bus and the P1394a-2000 Standard ¹
  • Fully interoperable with FirewireÔ and i.LINKÔ implementations of the IEEE 1394 Standard.²
  • Full P1394a support includes:
    • Connection debounce
    • Arbitrated short reset
    • Multispeed concatenation
    • Arbitration acceleration
    • Fly-by concatenation
    • Port disable/suspend/resume
  • Provides one 1394a fully-compliant cable port at 100/200/400 Mbps. Can be used as a one port PHY without the use of any extra external components
  • Fully compliant with Open HCI requirements
  • Cable ports monitor line conditions for active connection to remote node.
  • Power down features to conserve energy in battery-powered applications include:
    • Automatic device power down during suspend
    • Device power down terminal
    • Link interface disable via LPS
    • Inactive ports powered-down
  • Logic performs system initialization and arbitration functions
  • Encode and decode functions included for data-strobe bit level encoding
  • Incoming data resynchronized to local clock
  • Single 3.3 volt supply operation
  • Minimum V DD of 2.7 V for end-of-wire power-consuming devices
  • While unpowered and connected to the bus, will not drive TPBIAS on a connected port, even if receiving incoming bias voltage on that port
  • Supports extended bias-handshake time for enhanced interoperability with camcorders
  • Interface to link-layer controller supports both low-cost bus-holder isolation and optional Annex J electrical isolation
  • Data interface to link-layer controller through 2/4/8 parallel lines at 49.152 MHz
  • Low-cost 24.576 MHz crystal provides transmit, receive data at 100/200/400 Mbps, and link-layer controller clock at 49.152 MHz
  • Does not require external filter capacitors for PLL
  • Interoperable with link-layer controllers using 3.3 V and 5 V supplies
  • Interoperable with other Physical Layers (PHYs) using 3.3 V and 5 V supplies
  • Node power class information signaling for system power management
  • Cable power presence monitoring
  • Separate cable bias (TPBIAS) for each port
  • Register bits give software control of contender bit, power class bits, link active bit, and 1394a features
  • LQFP package is function and pin compatible with the Texas Instruments TSB41LV01EÔ and TSB41AB1Ô (PAP package) 400 Mbps PHYs.


Products/packages

Type numberNorth American Type numberOrdering code (12NC)Product statusPackagePackingMarkingChemical contentLeadfree conversion date
PDI1394P25BDPDI1394P25BD9352 683 02157Volume productionSOT314-2
(LQFP64)
Tray Pack, Bakeable, MultipleStandard MarkingPDI1394P25BD
week 17, 2004

Pricing/ordering/availability

Type numberOrdering code(12NC)Indicative price/unit($)RegionDistributorIn stockInventory dateBuy onlineSamples
PDI1394P25BD9352 683  02157       not available

Technical documents

Support Documents

Parametrics/similar products

Type numberPackageApplicationFUNCTIONOperating
temp.(Cel)
No. of
ports
Data
transfer
rate(Mb/s)
No. of PinsOperating/Supply Voltage (MAX.-Vcc,Vp,VDD)(V)IEEE 1394a-2000 compliant
PDI1394P25BDSOT314-2
(LQFP64)
1394 Multimedia busPhysical layer interface0~701400644yes

Similar products

PDI1394P25 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.


The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.


As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.


http://www.philips.semiconductors.com use http://www.nxp.com
http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-


If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.