SAA7118

General description

The SAA7118 is a multistandard comb filter video decoder supporting various applications to capture analog video; it includes digitizing of component formats Y-P_B-P_R and RGB, and is providing high quality, optionally scaled video.

The SAA7118 is a combination of a four-channel analog preprocessing circuit including source selection, anti-aliasing filter and Analog-to-Digital Converter (ADC) with succeeding decimation filters from 27 MHz to 13.5 MHz data rate. Each preprocessing channel comes with an automatic clamp and gain control. The SAA7118 combines a Clock Generation Circuit (CGC), a digital multistandard decoder containing two-dimensional chrominance/luminance separation by an adaptive comb filter and a high performance scaler, including variable horizontal and vertical up and downscaling and a brightness, contrast and saturation control circuit.

It is a highly integrated circuit for desktop video and similar applications. The decoder is based on the principle of line-locked clock decoding and is able to decode the color of PAL, SECAM and NTSC signals into ITU 601 compatible color component values. The SAA7118 accepts CVBS or S-video (Y/C) as analog inputs from TV or VCR sources, including weak and distorted signals as well as baseband component signals Y-P_B-P_R or RGB. An expansion port (X port) for digital video (bidirectional half duplex, D1 compatible) is also supported to connect to MPEG or a video phone codec. At the so called image port (I port) the SAA7118 supports 8-bit or 16-bit wide output data with auxiliary reference data for interfacing to VGA controllers.

The target application for the SAA7118 is to capture and scale video images, to be provided as a digital video stream through the image port of a VGA controller, for capture to system memory, or just to provide digital baseband video to any picture improvement processing.

The SAA7118 also provides a means for capturing the serially coded data in the Vertical Blanking Interval (VBI) data. Two principal functions are available:

1. To capture raw video samples, after interpolation to the required output data rate, via the scaler
2. A versatile data slicer (data recovery) unit

The SAA7118 also incorporates field-locked audio clock generation. This function ensures that there is always the same number of audio samples associated with a field, or a set of fields. This prevents the loss of synchronization between video and audio during capture or playback.

All of the ADCs may be used to digitize a Vestigial Side Band (VSB) signal for subsequent decoding; a dedicated output port and a selectable VSB clock input is provided.

The circuit is I²C-bus controlled (full write/read capability for all programming registers, bit rate up to 400 kbit/s).

Features

Video acquisition/clock

• Up to sixteen analog CVBS, split as desired (all of the CVBS inputs optionally can be used to convert e.g. VSB signals)
• Up to eight analog Y + C inputs, split as desired
• Up to four analog component inputs, with embedded or separate sync, split as desired
• Four on-chip anti-aliasing filters in front of the ADCs
• Automatic Clamp Control (ACC) for CVBS, Yand C (or VSB) and component signals
• Switchable white peak control
• Four 9-bit low noise CMOS ADCs running at twice the oversampling rate (27 MHz)
• Fully programmable static gain or Automatic Gain Control (AGC), matching to the particular signal properties
• On-chip line-locked clock generation in accordance with "ITU 601"
• Requires only one crystal (32.11 MHz or 24.576 MHz) for all standards
• Horizontal and vertical sync detection

Video decoder

• Digital Phase-Locked Loop (PLL) for synchronization and clock generation from all standards and non-standard video sources e.g. consumer grade VTR
• Automatic detection of any supported color standard
• Luminance and chrominance signal processing for PAL B, G, D, H, I and N, combination PAL N, PAL M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM
• Adaptive 2/4-line comb filter for two dimensional chrominance/luminance separation, also with VTR signals
  • Increased luminance and chrominance bandwidth for all PAL and NTSC standards
  • Reduced cross color and cross luminance artefacts
• PAL delay line for correcting PAL phase errors
• Brightness Contrast Saturation (BCS) adjustment, separately for composite and baseband signals
• User programmable sharpness control
• Detection of copy-protected signals according to the Macrovision standard, indicating level of protection
• Independent gain and offset adjustment for raw data path

Component video processing

• RGB component inputs
• Y-P_B-P_R component inputs
• Fast blanking between CVBS and synchronous component inputs
• Digital RGB to Y-C_B-C_R matrix

Video scaler

• Horizontal and vertical downscaling and upscaling to randomly sized windows
• Horizontal and vertical scaling range: variable zoom to 1/64 (icon) (it should be noted that the H and V zoom are restricted by the transfer data rates)
• Anti-alias and accumulating filter for horizontal scaling
• Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing (6-bit phase accuracy)
• Horizontal phase correct up and downscaling for improved signal quality of scaled data, especially for compression and video phone applications, with 6-bit phase accuracy (1.2 ns step width)
• Two independent programming sets for scaler part, to define two 'ranges' per field or sequences over frames
• Fieldwise switching between decoder part and expansion port (X port) input
• Brightness, contrast and saturation controls for scaled outputs

VBI data decoder and slicer

• Versatile VBI data decoder, slicer, clock regeneration and byte synchronization e.g. for World Standard Teletext (WST), North American Broadcast Text System (NABTS), closed caption, Wide Screen Signalling (WSS), etc.

Audio clock generation

• Generation of a field-locked audio master clock to support a constant number of audio clocks per video field
• Generation of an audio serial and left/right (channel) clock signal

Digital I/O interfaces

• Real-time signal port (R port), inclusive continuous line-locked reference clock and real-time status information supporting RTC level 3.1 (refer to document "RTC Functional Specification" for details)
• Bidirectional expansion port (X port) with half duplex functionality (D1), 8-bit Y-C_B-C_R:
  • Output from decoder part, real-time and unscaled
  • Input to scaler part, e.g. video from MPEG decoder (extension to 16-bit possible)
• Video image port (I port) configurable for 8-bit data (extension to 16-bit possible) in master mode (own clock), or slave mode (external clock), with auxiliary timing and handshake signals
• Discontinuous data streams supported
• 32-word x 4-byte FIFO register for video output data
• 28-word x 4-byte FIFO register for decoded VBI data output
• Scaled 4 : 2 : 2, 4 : 1 : 1, 4 : 2 : 0, 4 : 1 : 0 Y-C_B-C_R output
• Scaled 8-bit luminance only and raw CVBS data output
• Sliced, decoded VBI data output

Miscellaneous

• Power-on control
• 5 V tolerant digital inputs and I/O ports
• Software controlled power saving standby modes supported
• Programming via serial I²C-bus, full read back ability by an external controller, bit rate up to 400 kbit/s
• Boundary scan test circuit complies with the "IEEE Std. 1149.b1 - 1994".

Products/packages

Pricing/ordering/availability

Applications

• PC-video capture and editing
• Personal video recorders (time shifting)
• Cable, terrestrial, and satellite set-top boxes
• Internet terminals
• Flat-panel monitors
• DVD recordable players
• AV-ready hard-disk drivers
• Digital televisions/scan conversion
• Video surveillance/security
• Video editing/postproduction
• Video phones
• Video projectors
• Digital VCRs

Related applications
LCD display - discretes focus

Technical documents

Application Notes

AN00084_1; PCI - DVB tuner boards and Windows drivers (14-Dec-00)

AN01017_1; Improved Picture Quality (IPQ) Module MK12 (11-May-01)

AN10233_1; Scan conversion using the SAA4998 (FALCONIC-EM) (20-May-03)

Support Documents

75015904; Digital Video Decoders for general applications (2007-03-03)

75011005; Flat and fabulous Complete semiconductor system solutions for flat panel TV (2003-03-04)

75011626; Nexperia(tm) PNX7100 reference design (2003-08-04)

75015405; Philips Nexperia Network Media Player ()

75008311; Reference Design Kit for SAA6714 SXGA Triple-input TFT-Display Controller (2001-05-01)

75007056; SAA7118 Evaluation System video decoder development platform (2000-05-01)

75006293; SAA7118 PAL/NTSC/SECAM/ 9-bit video decoder (2000-03-01)

75011987; Your Digital Gateway to the Analog World - Decoder (2001-11-01)

Print / Email

• Print this information
• Email this information

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.

The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.