SAA7142HL

General description

The SAA7142HL is a combination of two stand-alone multi-standard video decoders.

The SAA7142HL is a pure 3.3 V (5 V tolerant inputs and I/Os) Complementary Metal-Oxide Semiconductor (CMOS) circuit and a highly integrated circuit for video surveillance applications. Both video decoders are based on the principle of line-locked clock decoding and are able to decode the color of Phase Alternating Line (PAL), Sequentiel Couleur avec Memoire (SECAM) and National Television Standards Committee (NTSC) signals into "ITU-R BT 601" compatible color component values.

The SAA7142HL accepts as analog inputs in total four Color Video Blanking Signal (CVBS) sources from TV or VTR (two selectable CVBS sources for each decoder).

Each of the video decoders (A and B) contains an analog preprocessing circuit including source selection for two CVBS sources, anti-aliasing filter and Analog-to-Digital Converter (ADC), an automatic clamp and gain control, a Clock Generation Circuit (CGC), a digital multi-standard decoder (PAL, NTSC and SECAM), a Brightness Contrast Saturation (BCS) control circuit, a multi-standard text slicer (see Figure 1) and a 27 MHz Vertical Blanking Interval (VBI) data bypass.

The integrated high-performance multi-standard data slicer supports several VBI data standards:

• Teletext [World Standard Teletext (WST), Chinese teletext (CCST)] (625 lines)
• Teletext [US-WST, North American Broadcast Text System (NABTS) and Japanese teletext (MOJI)] (525 lines)
• Closed caption [Europe, US (line 21)]
• Wide Screen Signalling (WSS)
• Video Programming Signal (VPS)
• Vertical Interval Time Codes (VITC) EBU/SMPTE
• High-speed VBI data bypass for Intercast application.

The circuit is I²C-bus controlled via an I²C-bus interface. The video decoders share one I²C-bus interface on different I²C-bus slave addresses. Each video decoder of the SAA7142HL uses a register mapping which is compatible to the SAA7113H register mapping.

Features

General

• Two stand-alone video decoder instances (A and B) with two selectable CVBS video inputs each and digital video outputs
• Programming register mapping identical to SAA7113H
• Small package (LQFP128)
• Requires only one crystal (24.576 MHz) for all standards shared by all video decoder instances
• CMOS 3.3 V device with 5 V tolerant digital inputs and I/O ports
• Both decoder instances are I²C-bus controlled and share one I²C-bus interface (full read-back ability by an external controller, bit rate up to 400 kbit/s).

Features of video decoder instances A and B

• Two analog CVBS inputs with internal analog source selectors
• One analog preprocessing channel in differential CMOS style with built-in analog anti-aliasing filter
• Fully programmable static gain or automatic gain control for the selected CVBS channel
• Switchable white peak control
• Line-locked system clock frequencies
• Digital Phase-Locked Loop (PLL) for horizontal sync processing and clock generation, horizontal and vertical sync detection
• Automatic detection of 50 Hz and 60 Hz field frequency and automatic switching between PAL and NTSC standards
• Luminance and chrominance signal processing for PAL BGHI, PAL N, combination PAL N, PAL M, NTSC M, NTSC N, NTSC 4.43, NTSC Japan and SECAM
• User-programmable luminance peaking or aperture correction
• Cross-color reduction for NTSC by chrominance comb filtering
• PAL delay line for correcting PAL phase errors
• Brightness Contrast Saturation (BCS) and hue control on-chip
• Multi-standard VBI data slicer decoding World Standard Teletext (WST), North American Broadcast Text System (NABTS), closed caption, Wide Screen Signalling (WSS), Video Programming System (VPS), VITC variants (EBU/SMPTE), etc.
• Standard ITU-R BT 656 Y-C_B -C_R 4 :2 :2format(8-bit) on Video Parallel Output (VPO) bus
• Enhanced ITU-R BT 656 output format on VPO-bus containing:
• Active video
• Decoded VBI data
• Boundary scan test circuit complies with the "IEEE Std. 1149.b1 - 1994".

Applications

• Surveillance application.

Related applications
LCD display - discretes focus

Print / Email

• Print this information
• Email this information

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.

The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.