Datasheet
SAA7146A
(Product Specification)
25-Aug-04, 139 pages, 575 kB
General description
The SAA7146A, Multimedia PCI-bridge, is a highly
integrated circuit for DeskTop Video (DTV) applications.
The device provides a number of interface ports that
enable a wide variety of video and audio ICs to be
connected to the PCI-bus thus supporting a number of
video applications in a PC. One example of the application
capabilities is shown in Fig.48.
Figure 1 shows the various interface ports and the main
internal function blocks.
Features
Video processing
- Full size, full speed video delivery to and from the frame
buffer or virtual system memory enables various
processing possibilities for any external PCI device
- Full bandwidth PCI-bus master write and read (up to
132 Mbytes/s)
- Virtual memory support (4 Mbytes per DMA channel)
- Processing of maximum 4095 active samples per line
and maximum 4095 lines per frame
- Vanity picture (mirror) for video phone and video
conferencing applications
- Video flip (upside down picture)
- Colour space conversion with gamma correction for
different kinds of displays
- Chroma Key generation and utilization
- Pixel dithering for low resolution video output formats
- Brightness, contrast and saturation control
- Video and Vertical Blanking Interval (VBI) synchronized
programming of internal registers with Register
Programming Sequencer (RPS), ability to control two
asynchronous data streams simultaneously
- Memory Management Unit (MMU) supports virtual
demand paging memory management (Windows, Unix,
etc.)
- Rectangular clipping of frame buffer areas minimizes
PCI-bus load
- Random shape mask clipping protects selectable areas
of frame buffer
- 3 x 128 Dword video FIFO with overflow detection and
?graceful? recovery.
Audio processing
- Time Slot List (TSL) processing for flexible control of
audio frames up to 256 bits on 2 asynchronous
bidirectional digital audio interfaces simultaneously
(4 DMA channels)
- Video synchronous audio capture, e.g. for sound cards
- Various synchronization modes to support I2S-bus and
other different audio and DSP data formats
- Audio input level monitoring enables peak control via
software
- Programmable bit clock generation for master and slave
applications.
Scaling
- Scaling of video pictures down to randomly sized
windows (vertical down to 1 : 1024; horizontal down to
1 : 256)
- High Performance Scaler (HPS) offers two-dimensional,
phase correct data processing for improved signal
quality of scaled video data, especially for compression
applications
- Horizontal and vertical FIR filters with up to 65 taps
- Horizontal upscaling (zoom) supports e.g. CCIR to
square pixel conversion
- Additional Binary Ratio Scaler (BRS) supports CIF and
QCIF formats, especially for video phone and video
conferencing.
Interfacing
- Dual D1 (8-bit, CCIR 656) video I/O interface
- DMSD2 compatible (16-bit YUV) video input interface
- Supports various packed (pixel dithering) and planar
video output formats
- Data Expansion Bus Interface (DEBI) for interfacing with
e.g. MPEG or JPEG decoders with Intel (ISA like) and
Motorola (68000 like) protocol style, capability for
immediate and block mode (DMA) transfers with up to
23 Mbytes/s peak data rate
- 5 digital audio I/O ports
- 4 independent user configurable General Purpose I/O
Ports (GPI/O) for interrupt and status processing
- PCI interface (release 2.1)
- I2C-bus interface (bus master).
General
- Subsystem (board) vendor ID support for board
identification via software driver
- Internal arbitration control
- Diagnostic support and event analysis
- Programmable Vertical Blanking Interval (VBI) data
region for e.g. to support INTERCAST, teletext, closed
caption and similar applications
- 3.3 V supply enables reduced power consumption, 5 V
tolerant I/Os for 5 V PCI signalling environment.
Products/packages
| SAA7146AH/V4 | SAA7146AHBB | 9352 693 43557 | Volume production | SOT322-2
(QFP160)
| Tray Dry Pack, Bakeable, Multiple | Standard Marking | SAA7146AH/V4
| week 12, 2004
|
Products in the above table are all in production. Some variants are discontinued; click
here
for information on these variants.
Pricing/ordering/availability
Block diagrams/pinning

Design support
Application Notes
Support Documents
Disclaimer
The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.
The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.
As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.
- http://www.philips.semiconductors.com use http://www.nxp.com
- http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
- sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)
The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.