NXP Semiconductors


Select site:

English

SSTUA32866

Selection guide

Datasheet

SSTUA32866
(Product Specification)
26-Mar-07, 28 pages, 153 kB

Download all documentation

SSTUA32866 - 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications

General description
Features
Products/packages
Quality/reliability/chemical content
Pricing/ordering/availability
Samples
Discontinued information
Applications
Block diagrams/pinning
Design support
Parametrics/similar products
Print/email
Disclaimers
All information hereunder is subject to the subsequent disclaimers

General description

The SSTUA32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function. It is defined in accordance with the JEDEC standard for the SSTUA32866 registered buffer. The register is configurable (using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter configuration can be designated as Register A or Register B on the DIMM.

The SSTUA32866 accepts a parity bit from the memory controller on its parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs and indicates whether a parity error has occurred on its open-drain QERR pin (active LOW). The convention is even parity, that is, valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit.

The SSTUA32866 is packaged in a 96-ball, 6 x 16 grid, 0.8 mm ball pitch LFBGA package (13.5 mm x 5.5 mm).

Features

  • Configurable register supporting DDR2 up to 667 MT/s Registered DIMM applications
  • Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode
  • Controlled output impedance drivers enable optimal signal integrity and speed
  • Exceeds JESD82-7 speed performance (1.8 ns max. single-bit switching propagation delay; 2.0 ns max. mass-switching)
  • Supports up to 450 MHz clock frequency of operation
  • Optimized pinout for high-density DDR2 module design
  • Chip-selects minimize power consumption by gating data outputs from changing state
  • Supports SSTL_18 data inputs
  • Checks parity on the DIMM-independent data inputs
  • Partial parity output and input allows cascading of two SSTUA32866s for correct parity error processing
  • Differential clock (CK and CK) inputs
  • Supports LVCMOS switching levels on the control and RESET inputs
  • Single 1.8 V supply operation (1.7 V to 2.0 V)
  • Available in 96-ball, 13.5 mm x 5.5 mm, 0.8 mm ball pitch LFBGA package

Products/packages

Type numberOrderable part numberOrdering code (12NC)Product statusPackagePackingMarkingECCN
SSTUA32866EC/GSSTUA32866EC/G,5189352 794 42518Volume productionSOT536-1
(LFBGA96)
Tape reel smdStandard Marking

Quality/reliability/chemical content

Type numberOrderable part numberChemical contentRoHSLeadfree Conversion dateRHFIRF (FIT)MTBF (hours)MSL
SSTUA32866EC/GSSTUA32866EC/G,518SSTUA32866EC_G
Always Pb-free

Quality and reliability disclaimer

Pricing/ordering/availability

Type numberOrdering code(12NC)Orderable part numberIndicative price/unit($)RegionDistributorIn stockOrder quantityInventory dateBuy onlineSamples
SSTUA32866EC/G9352 794 42518  SSTUA32866EC/G,518  NADIGI-KEY CORPORATION6,950 11/20/2009Buy onlineOrder samples

Applications

  • 400 MT/s to 667 MT/s DDR2 registered DIMMs desiring parity checking functionality
  • Block diagrams/pinning

    Parametrics/similar products

    Type numberPackageSupply
    voltage(V)
    ApplicationFEATURESOperating
    temp.(Cel)
    Propagation Delay(ns)Operating Frequency(MHz)InputsOutputs
    SSTUA32866EC/GSOT536-1
    (LFBGA96)
    1.7~2.0DDR2 400-667 Registered DIMMsParity checking0~+701.2~1.80~45014 (1:2) or 25 (1:1) x SSTL_1825 (1:1) or 28 (1:2) x SSTL_18


    Similar products
    SSTUA32866 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.