UDA1380

General description

The UDA1380 is a stereo audio coder-decoder, available in TSSOP32 (UDA1380TT) and HVQFN32 (UDA1380HN) packages. All functions and features are identical for both package versions. The term ?UDA1380? in this document refers to both UDA1380TT and UDA1380HN, unless particularly specified.

The front-end of the UDA1380 is equipped with a stereo line input, which has a PGA control, and a mono microphone input with an LNA and a VGA. The digital decimation filter is equipped with an AGC which can be used in case of voice-recording.

The DAC part is equipped with a stereo line output and a headphone driver output. The headphone driver is capable of driving a 16 Ohm load. The headphone driver is also capable of driving a headphone without the need for external DC decoupling capacitors, since the headphone can be connected to a pin V_REF(HP) on the chip.

In addition, there is a built-in short-circuit protection for the headphone driver output which, in case of short-circuit, limits the current through the operational amplifiers and signals the event via its L3-bus or I²C-bus register.

The UDA1380 also supports an application mode in which the coder-decoder itself is not running, but an analog signal, for instance coming from an FM tuner, can be controlled in gain and applied to the output via the headphone driver and line outputs.

The UDA1380 supports the I²S-bus data format with word lengths of up to 24 bits, the MSB-justified data format with word lengths of up to 24 bits and the LSB-justified serial data format with word lengths of 16, 18, 20 or 24 bits (LSB-justified 24 bits is only supported for the output interface).

The UDA1380 has sound processing features in playback mode, de-emphasis, volume, mute, bass boost and treble which can be controlled by the L3-bus or I²C-bus interface.

Features

General

• 2.4 to 3.6 V power supply
• 5 V tolerant digital inputs (at 2.7 to 3.6 V power supply)
• 24-bit data path for Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC)
• Selectable control via L3-bus microcontroller interface or I²C-bus interface; choice of 2 device addresses in L3-bus and I²C-bus mode

Remark: This device does not have a static mode.

• Supports sample frequencies from 8 to 55 kHz for the ADC part, and 8 to 100 kHz for the DAC part. The ADC does not support DVD audio (96 kHz audio), only Mini-Disc (MD), Compact-Disc (CD) and Moving Picture Experts Group Layer-3 Audio (MP3). For playback 8 to 100 kHz is specified. DVD playback is supported
• Power management unit:
• Separate power control for ADC, Automatic Volume Control (AVC), DAC, Phase Locked Loop (PLL) and headphone driver
• Analog blocks like ADC and Programmable Gain Amplifier (PGA) have a block to power-down the bias circuits
• When ADC and/or DAC are powered-down, the clocks to these blocks are also stopped to save power.

Remark: By default, when the IC is powered-up, the complete chip will be in the Power-down mode.

• ADC part and DAC part can run at different frequencies, either system clock or Word Select PLL (WSPLL)
• ADC and PGA plus integrated high-pass filter to cancel DC offset
• The decimation filter is equipped with a digital Automatic Gain Control (AGC)
• Mono microphone input with Low Noise Amplifier (LNA) of 29 dB fixed gain and Variable Gain Amplifier (VGA) from 0 to 30 dB in steps of 2 dB
• Integrated digital filter plus DAC
• Separate single-ended line output and one stereo headphone output, capable of driving a 16 Ohm load. The headphone driver has a built-in short-circuit protection with status bits which can be read out from the L3-bus or I²C-bus interface
• Digital silence detection in the interpolator (playback) with read-out status via L3-bus or I²C-bus interface
• Easy application.

Multiple format data input interface

• Slave BCK and WS signals
• I²S-bus format
• MSB-justified format compatible
• LSB-justified format compatible.

Multiple format data output interface

• Select option for digital output interface: either the decimator output (ADC signal) or the output signal of the digital mixer which is in the interpolator DSP
• Selectable master or slave BCK and WS signals for digital ADC output

Remark: SYSCLK must be applied in WSPLL mode and master mode

• I²S-bus format
• MSB-justified format compatible
• LSB-justified format compatible.

ADC front-end features

• ADC plus decimator can run at either WSPLL, regenerating the clock from WSI signal, or on SYSCLK
• Stereo line input with PGA: gain range from 0 to 24 dB in steps of 3 dB
• LNA with 29 dB fixed gain for mono microphone input, including VGA with gain from 0 to 30 dB in steps of 2 dB
• Digital left and right independent volume control and mute from +24 to -63.5 dB in steps of 0.5 dB.

DAC features

• DAC plus interpolator can run at either WSPLL (regenerating the clock from WSI) or at SYSCLK
• Separate digital logarithmic volume control for left and right channels via L3-bus or I²C-bus from 0 to -78 dB in steps of 0.25 dB
• Digital tone control, bass boost and treble via L3-bus or I²C-bus interface
• Digital de-emphasis for sample frequencies of: 32, 44.1, 48 and 96 kHz via L3-bus or I²C-bus interface
• Cosine roll-off soft mute function
• Output signal polarity control via L3-bus or I²C-bus interface
• Digital mixer for mixing ADC output signal and digital serial input signal, if they run at the same sampling frequency.

Products/packages

Products in the above table are all in production. Some variants are discontinued; click here for information on these variants.

Pricing/ordering/availability

Applications

This audio coder-decoder is suitable for home and portable applications like MD, CD and MP3 players.

Related applications
IP camera

Block diagrams/pinning

Design support

Support Documents

75014374_ap; Audio Processing ()

75015392 ; Low-BoM personal media player (2005-12-01)

75015821; Nexperia IP Camera Reference Design for security and surveillance applications (2006-11-01)

75014025; Nexperia Personal Media Player Reference Design (2004-09-01)

75011122; P9xC557Ex 8-bit 80C51 with up to 64 Kbytes of internal program memory, 5 I/O ports and 10-bit ADC (2003-03-07)

Print / Email

• Print this information
• Email this information

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.

The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.