XA-C3

General description

The XA-C3 is a member of the Philips XA (eXtended Architecture) family of high-performance 16-bit single-chip microcontrollers. The XA-C3 combines an array of standard peripherals together with a PeliCAN CAN 2.0B engine and unique "Message Management" hardware to provide integrated support for most CAN Transport Layer (CTL) protocols such as DeviceNet, CANopen and OSEK. For additional details.

The XA architecture supports:

• Easy 16-bit migration from the 80C51 architecture.
• 16-bit fully static CPU with 24-bit addressed PROGRAM and DATA spaces.
• Twenty-one 16-bit CPU core registers capable of all arithmetic and logic operations while serving as memory pointers.
• An enhanced orthogonal instruction set tailored for high-level support of the C language.
• Multi-tasking and direct real-time executive support.
• Low-power operation intrinsic to the XA architecture includes Power-Down and Idle modes.

Features

FEATURES IN COMMON WITH XA-G3

• Pin-compatibility (CAN RxD and CAN TxD use the XA-G3 NC pins).
• 32K bytes of on-chip EPROM PROGRAM memory .
• 44-pin PLCC and 44-pin LQFP packages.
• Commercial (0 to 70 °C) and Industrial (-40 to 85 °C) ranges.
• Supports off-chip addressing of PROGRAM and DATA memory up to 1 megabyte each (20 address lines).
• Three standard counter/timers (T0, T1, and T2) with enhancements such as Auto Reload for PWM outputs.
• UART-0 with enhancements such as separate Rx and Tx interrupts, Break Detection, and Automatic Address Recognition.
• Watchdog with a secure WFEED1 / WFEED2 sequence.
• Four 8-bit I/O ports with 4 programmable output configurations per pin.

XA-C3 SPECIFIC FEATURES

• 32 MHz operating frequency at 4.5 to 5.5V operation.
• One Serial Port Interface (SPI)
• 1024 bytes of on-chip DATA RAM.
• 42 vectored interrupts. These include 13 maskable Events, 7 Software interrupts, 6 Exceptions, 16 software Traps, segmented DATA memory, multiple User stacks, and banked registers to support rapid context switching.
• External interfacing via a 16?bit DATA bus width.

XA-C3 CAN AND CTL FEATURES

• A PeliCAN CAN 2.0B engine from the SJA1000 Stand-alone CAN controller which supports 11- and 29-bit IDentifiers and the maximum CAN data rate (1 Mbps) and CAN Diagnostics.
• Hardware "Message Management" support for all major CTL protocols: DeviceNet, CANopen, OSEK.
• Automatic (hardware) assembly of Fragmented Messages via a Transport Layer Co-Processor. Concurrent assembly of up to 32 separate interleaved Fragmented Messages
• 32 CAN Transport Layer (CTL) Message Objects are modelled as a FullCAN Object Superset.
• 32 separate filters/screeners (one per Message Object), each allowing a 30-bit ID Match and full 29-bit Mask (i.e., each filter/screener represents a unique Group address).
• Each Message Object can be configured as Receive or Transmit.
• A separate message buffer is associated with each CTL Message Object. 32 message buffers are located in XRAM and managed by 32 DMA channels. Message buffer size for each Message Object is independently configurable in length (from 2 to 256 bytes).
• For single-chip systems there is a 512-byte (on-chip) XRAM message buffer, independent of the 1K on-chip DATA RAM, which is extendable (off-chip) to 8K bytes (i.e., 32 Message Objects that can be up to 256 bytes each).

CAN Higher Layer Protocols

Products/packages

Pricing/ordering/availability

Block diagrams/pinning

Technical documents

Support Documents

philips_i2c_logic_overview; Interface Products Business Line Specialty Logic Product Line I2C Logic Family Overview (2004-01-01)

75013474; Philips -- The Innovation Leader in Microcontrollers (2004-06-30)

75012668; Philips Microcontroller Line Card (2004-02-24)

XA_USER_GUIDE_1; XA Architecture Reference User Guide (24-Mar-97)

Parametrics/similar products

Similar products

XA-C3 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Print / Email

• Print this information
• Email this information

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.

The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.