12-Bit GTL-/GTL/GTL+-to-LVTTL Translator

  • This page contains information on a product that is no longer manufactured (discontinued). Specifications and information herein are available for historical reference only.

See product image

Product Details

Block Diagram

Choose a diagram:

GTL2107 Block Diagram

GTL2107 Block Diagram

Block diagram: GTL2107PW

Features

  • Operates as a GTL to LVTTL sampling receiver or LVTTL to GTL driver
  • Operates at GTL, GTL+ or GTL− levels
  • EN1 and EN2 enable control
  • 3.0 V to 3.6 V operation
  • LVTTL I/O not 5 V tolerant
  • Series termination on the LVTTL outputs of 30 Ω
  • ESD protection exceeds 2000 V HBM per JESD22−A114, 150 V MM per JESD22-A115, and 1000 V CDM per JESD22−C101
  • Latch-up testing is done to JEDEC Standard JESD78 Class II, Level A which exceeds 500 mA
  • Package offered: TSSOP28

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types

6 documents

Compact List

Application Note (1)
Data Sheet (1)
Package Information (1)
Packing Information (1)
Supporting Information (1)
Training Presentation (1)

Design Resources

Design Files

Quick reference to our design files types.

2 design files

Support

What do you need help with?