GTL2010PW
10-bit bidirectional low voltage translator
Quick ordering
DistributorIn Stock
OR:
The Gunning Transceiver Logic - Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with low ON-state resistance and minimal propagation delay. The GTL2010 provides 10 NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF). The device allows bidirectional voltage translations between 1.0 V and 5.0 V without use of a direction pin.
When the Sn or Dn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the Sn and Dn ports. Assuming the higher voltage is on the Dn port, when the Dn port is HIGH the voltage on the Sn port is limited to the voltage set by the reference transistor (SREF). When the Sn port is HIGH, the Dn port is pulled to VCCby the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control.
All transistors have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the transistors is symmetrical. Because all transistors in the device are identical, SREF and DREF can be located on any of the other ten matched Sn/Dn transistors, allowing for easier board layout. The translator's transistors provide excellent ESD protection to lower voltage devices and at the same time protect less ESD-resistant devices.
Features and benefits
- 10-bit bidirectional low voltage translator
- Allows voltage level translation between 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V buses, which allows direct interface with GTL, GTL+, LVTTL/TTL and 5 V CMOS levels
- Provides bidirectional voltage translation with no direction pin
- Low 6.5 Ω ON-state resistance (Ron) between input and output pins (Sn/Dn)
- Supports hot insertion
- No power supply required: will not latch up
- 5 V tolerant inputs
- Low standby current
- Flow-through pinout for ease of printed-circuit board trace routing
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Packages offered: TSSOP24, HVQFN24
Applications
- Any application that requires bidirectional or unidirectional voltage level translation from any voltage from 1.0 V to 5.0 V to any voltage from 1.0 V to 5.0 V
- The open-drain construction with no direction pin is ideal for bidirectional low voltage (for example, 1.0 V, 1.2 V, 1.5 V or 1.8 V) processor I²C-bus port translation to the normal 3.3 V and/or 5.0 V I²C-bus signal levels or GTL/GTL+ translation to LVTTL/TTL signal levels
- Series GTL2010
10-bit bidirectional low voltage translator
- Series GTL2010
10-bit bidirectional low voltage translator
- Parametric search all GTL to TTL translators
All information on this product information page is subject to the subsequent disclaimers:
Parametrics of this product
| Type number | Package | Application | FUNCTION | # of Bits | Voltage Translation Range(V) | Operating temp.(Cel) |
|---|---|---|---|---|---|---|
| GTL2010PW | SOT355-1 (TSSOP24) | Voltage Translation | Open Drain Voltage Translation | 10 | 1.0 to 5.0 ~ 1.0 to 5.0 | -40~85 |
Similar products
- Series GTL2010
- Series GTL2010
- Parametric search all GTL to TTL translators
- Parametrics series
Products / Packages
Quality, reliability & chemical content
| Type number | Orderable part number | Chemical content | RoHS | Leadfree conversion date | RHF | IFR (FIT) | MTBF (hours) | MSL | MSL LF |
|---|---|---|---|---|---|---|---|---|---|
| GTL2010PW | GTL2010PW,112 | GTL2010PW |  | week 12, 2005 |  | 1 | 1 | ||
| GTL2010PW | GTL2010PW,118 | GTL2010PW | | week 12, 2005 | | 1 | 1 |
Documentation for this product
| Type | Format | Title | Date |
|---|---|---|---|
| Data sheet | 10-bit bidirectional low voltage translator (v.6.0) | 2008-03-03 | |
| Application note | Level shifting techniques in I2C-bus design (v.1.0) | 2007-06-20 | |
| Application note | I2C manual (v.1.0) | 2003-03-27 | |
| Application note | AN10145 Bi-directional low voltage translators (v.2.0) | 2004-08-11 | |
| Application note | A guide to designing for ESD and EMC (v.2.0) | 2010-01-22 | |
| Application note | Bidirectional voltage level translators NVT2001/02/03/04/06/08/10, PCA9306, GTL2000/02/03/10 (v.1.0) | 2012-04-17 | |
| Other type | DesignCon 2003 TecForum I 2 C Bus Overview (v.1.0) | 2003-01-27 | |
| Other type | I2C-bus specification (latest version) (v.1.0) | 2004-06-22 | |
| User manual | I2C-bus specification and user manual (v.4.0) | 2007-06-26 | |
| User manual | I2C Demonstration Board 2005-1 Quick Start Guide (v.1.0) | 2006-06-13 |
Support links
- IBIS and HSPICE Model (standardics.nxp.com/support/tools/)
Ordering & availability
Sample
Sample orders normally take 2-4 days for delivery.
If you do not have a direct account with NXP our network of global and regional distributors is available and equipped to support you with NXP samples. As a NXP customer you also have the option to order samples via our sales organisation.
Technical support
Do you want to ask technical questions to an NXP expert?
Please select one of the following options:
Follow us