Digital decoders and demultiplexers enable interface bus width reduction.
Digital demultiplexers for GPIO expansion and decoding
Key features and benefits
- Multiple input enable for easy expansion or independent controls
- Integrated input latch to store the address of decoder lines
- Ideal for memory chip select decoding
- Asynchronous and synchronous load options
- Overvoltage tolerant input options
- Inverting and non-inverting output options
- 3-stage outputs
- High frequency
- Can be cascaded
- Selection of memory banks and peripherals
- I/O expansion
Design tools & Assets
A central place for your design support and tooling.
For today´s short product development cycles, NXP
helps you with this portal to simplify your design.
- Techzone banner (zip) (2013-05-22)
Training & events
NXP's demultiplexers are available in multiple logic families with 1, 2, 3 and 4 input lines and 2, 4, 8 and 16 output lines reducing the bit width of interface busses. They can be used as decoders by activating one of several mutually-exclusive output lines, based on the digital code present at the binary-weighted inputs. A typical use of decoders is in memory addressing in automotive applications such as display clusters, global positioning systems and keyless entry systems; allowing several memory devices to share a common data bus by ensuring that only one memory device is enabled at a time.
Digital decoders / demultiplexers are available in standard SO, TSSOP and leadless DQFN packages for PCB space saving. NXP's digital decoders / demultiplexers are fully specified from -40 °C to 125 °C.