
74AUP1G74DC
Low-power D-type flip-flop with set and reset; positive-edge trigger
The 74AUP1G74 provides a low-power, low-voltage single positive-edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs. The SD and RD are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
Advanced Ultra-low Power (AUP)
Low-power D-type flip-flop with set and reset; positive-edge trigger
| Type number | Package | Nr of pins | Package name | Product status | tpd(ns) | VCC(V) | Family | Power dissipation considerations | Logic switching levels | Output drive capability(mA) | fmax(MHz) | Description | Tamb(Cel) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74AUP1G74DC | SOT765-1 (VSSOP8) | 8 | VSSOP8 | Production | 9.2 | 1.1 - 3.6 | AUP | ultra low | CMOS | +/- 1.9 | 400 | single D-type flip-flop with set and reset; positive-edge trigger | -40~125 |
| Type number | Orderable part number | Ordering code (12NC) | Product status | Package | Packing | Marking |
|---|---|---|---|---|---|---|
| 74AUP1G74DC | 74AUP1G74DC,125 | 9352 807 17125 | Volume production | SOT765-1 (VSSOP8) | Reel Pack, Reverse, Reverse | p74 |
| Package Version | Package Name | Package Description | Reference Codes | Issue Date |
|---|---|---|---|---|
| SOT765-1 | VSSOP8 | plastic very thin shrink small outline package; 8 leads; body width 2.3 mm | MO-187 (JEDEC); | 2002-06-07 |
| Type number | Orderable part number | Chemical content | RoHS | Leadfree conversion date | RHF | IFR (FIT) | MTBF (hours) | MSL | MSL LF |
|---|---|---|---|---|---|---|---|---|---|
| 74AUP1G74DC | 74AUP1G74DC,125 | 74AUP1G74DC | Always Pb-free | 3.29 | 3.03951367781155E8 | 1 | 1 |
| File name | Title | Type | Format | Date |
|---|---|---|---|---|
| 74AUP1G74 | Low-power D-type flip-flop with set and reset; positive-edge trigger | Data sheet | 2013-01-23 | |
| AN10161 | PicoGate Logic footprints | Application note | 2002-10-30 | |
| AN11052 | Pin FMEA for AUP family | Application note | 2011-05-06 | |
| AN10156 | Sorting through the low voltage logic maze | Application note | 2013-03-13 | |
| aup1g74 | aup1g74 IBIS model | IBIS model | ibs | 2013-04-07 |
Sample orders normally take 2-4 days for delivery.
If you do not have a direct account with NXP our network of global and regional distributors is available and equipped to support you with NXP samples. As a NXP customer you also have the option to order samples via our sales organisation.
Do you want to ask technical questions to an NXP expert?
Please select one of the following options:
Follow us