
74LVC1G80GS
Single D-type flip-flop; positive-edge trigger
The 74LVC1G80 provides a single positive-edge triggered D-type flip-flop.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The input pin D must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
Low-Voltage CMOS (LVC)
Single D-type flip-flop; positive-edge trigger
| Type number | Package | Nr of pins | Package name | Product status | tpd(ns) | VCC(V) | Family | Power dissipation considerations | Logic switching levels | Output drive capability(mA) | fmax(MHz) | Description | Tamb(Cel) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74LVC1G80GS | SOT1202 (XSON6) | 6 | XSON6 | Production | 2.4 | 1.65 - 5.5 | LVC | low | CMOS/LVTTL | +/- 32 | 450 | single D-type flip-flop; positive-edge trigger | -40~125 |
| Type number | Orderable part number | Ordering code (12NC) | Product status | Package | Packing | Marking |
|---|---|---|---|---|---|---|
| 74LVC1G80GS | 74LVC1G80GS,132 | 9352 929 21132 | Volume production | SOT1202 (XSON6) | VT |
| Package Version | Package Name | Package Description | Reference Codes | Issue Date |
|---|---|---|---|---|
| SOT1202 | XSON6 | extremely thin small outline package; no leads; 6 terminals | 2010-04-06 |
| Type number | Orderable part number | Chemical content | RoHS | Leadfree conversion date | RHF | IFR (FIT) | MTBF (hours) | MSL | MSL LF |
|---|---|---|---|---|---|---|---|---|---|
| 74LVC1G80GS | 74LVC1G80GS,132 | 74LVC1G80GS | Always Pb-free | 3.87 | 2.5839793281653747E8 | 1 | 1 |
| File name | Title | Type | Format | Date |
|---|---|---|---|---|
| 74LVC1G80 | Single D-type flip-flop; positive-edge trigger | Data sheet | 2012-07-02 | |
| AN10343 | MicroPak soldering information | Application note | 2010-12-30 | |
| AN11009 | Pin FMEA for LVC family | Application note | 2011-02-04 | |
| AN212 | Package lead inductance considerations in high-speed applications | Application note | 2013-03-13 | |
| AN10156 | Sorting through the low voltage logic maze | Application note | 2013-03-13 | |
| lvc1g80 | lvc1g80 IBIS model | IBIS model | ibs | 2013-04-07 |
| lvc | lvc Spice model | SPICE model | zip | 2013-05-07 |
Sample orders normally take 2-4 days for delivery.
If you do not have a direct account with NXP our network of global and regional distributors is available and equipped to support you with NXP samples. As a NXP customer you also have the option to order samples via our sales organisation.
Do you want to ask technical questions to an NXP expert?
Please select one of the following options:
Follow us