
74LVC2G38GM
Dual 2-input NAND gate; open drain
The 74LVC2G38 provides a 2-input NAND function.
The outputs of the 74LVC2G38 devices are open-drain and can be connected to other open-drain outputs to implement active-LOW, wired-OR or active-HIGH wired-AND functions.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
Dual 2-input NAND gate; open drain
Low-Voltage CMOS (LVC)
| Type number | Package | Nr of pins | Package name | Product status | tpd(ns) | VCC(V) | Family | Nr of bits | Power dissipation considerations | Logic switching levels | Output drive capability(mA) | fmax(MHz) | Description | Tamb(Cel) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74LVC2G38GM | SOT902-1 (XQFN8U) | 8 | XQFN8U | Production | 2.1 | 1.65 - 5.5 | LVC | 2 | low | CMOS/LVTTL | 32 | 175 | dual 2-input NAND gate; open-drain | -40~125 |
| Type number | Orderable part number | Ordering code (12NC) | Product status | Package | Packing | Marking |
|---|---|---|---|---|---|---|
| 74LVC2G38GM | 74LVC2G38GM,125 | 9352 772 41125 | Volume production | SOT902-1 (XQFN8U) | Reel Pack, Reverse, Reverse | Y38 |
| Package Version | Package Name | Package Description | Reference Codes | Issue Date |
|---|---|---|---|---|
| SOT902-1 | XQFN8U | plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body 1.6 x 1.6 x 0.5 mm | MO-255 (JEDEC); | 2007-11-14 |
| Type number | Orderable part number | Chemical content | RoHS | Leadfree conversion date | RHF | IFR (FIT) | MTBF (hours) | MSL | MSL LF |
|---|---|---|---|---|---|---|---|---|---|
| 74LVC2G38GM | 74LVC2G38GM,125 | 74LVC2G38GM | Always Pb-free | 3.87 | 2.5839793281653747E8 | 1 | 1 |
| File name | Title | Type | Format | Date |
|---|---|---|---|---|
| 74LVC2G38 | Dual 2-input NAND gate; open drain | Data sheet | 2013-04-08 | |
| AN10161 | PicoGate Logic footprints | Application note | 2002-10-30 | |
| AN11009 | Pin FMEA for LVC family | Application note | 2011-02-04 | |
| AN212 | Package lead inductance considerations in high-speed applications | Application note | 2013-03-13 | |
| AN10156 | Sorting through the low voltage logic maze | Application note | 2013-03-13 | |
| lvc2g38 | lvc2g38 IBIS model | IBIS model | ibs | 2013-04-07 |
Sample orders normally take 2-4 days for delivery.
If you do not have a direct account with NXP our network of global and regional distributors is available and equipped to support you with NXP samples. As a NXP customer you also have the option to order samples via our sales organisation.
Do you want to ask technical questions to an NXP expert?
Please select one of the following options:
Follow us