ColdFire V4 Core brings 8-bit ease of use to 32-bit performance
The ColdFire V4 core delivers exceptional performance - more than 500 MIPS - while maintaining a low cost and small size. Upward compatibility from ColdFire V1, V2 and V3 cores provides a smooth roadmap to higher performance designs, giving customers exceptional design flexibility.
The ColdFire V4 core can provide over 500 MIPs of performance using a standard cell-based design methodology in a generic 90-nm process technology and interfaces to the System-on-Chip (SoC) using the standard AMBA-AHB bus. The core supports a variable-length RISC architecture that allows instructions to be 16, 32 or 48 bits in length. The result is more efficiently packed code in memory, reducing memory requirements and lowering overall system cost. All ColdFire cores (V1, V2, V3 and V4) share the same architecture and instruction set, making upward compatibility to other ColdFire cores a smooth roadmap to higher performance designs.
Standard Product Platform (SPP): To help designers decrease time to market, NXP has packaged the ColdFire V4 core architecture into a SPP. The SPP is a set of tested and previously deployed sub-systems and peripherals easily used to build large complex systems. It has been designed to share the same peripheral set included on many ColdFire standard devices, leveraging the extensive peripheral portfolio to enhance end-use applications with the latest features and capabilities.ColdFire V4 Embedded MPU Block Diagram