Rev. 0 — 19 February 2021

Application Note

1 Introduction

The i.MX RT500 is a cross-over processor that combines a high-performance Cadence[®] Tensilica[®] Fusion F1 DSP with a next-generation Arm[®] Cortex[®] -M33 along with a 2D Vector GPU with LCD Interface and MIPI DSI PHY.

The board comes pre-programmed with a "blinky" demo (RGB LED D19 blinking). The demo also uses the DSP, GPU, and Cortex[®]-M33, executing

various math functions, making a simple performance comparator for both cores, and showing the GPU's graphic performance using drawing on a display screen.

This application note explains how to program and run the Out of the Box (OOB) demo and steps to run it on each core.

2 Prepare the demo

To run the OOB demo, ensure that the necessary tools and configurations are installed. For details, see the MIMXRT595-EVK Getting Started Guide (in Section 2. Get Software).

The projects for Cortex[®]-M33 and the Fusion F1 DSP are available in the software folder. Import each demo using MCUXpresso IDE for CM33 and Xtensa Xplorer IDE for Fusion F1.

Download and save the entire project in the SDK dsp_examples directory at the following location.<SDK path>/boards/ evkmimxrt595/dsp examples/.

2.1 Import project in MCUXpresso IDE

- 1. Open MCUXpresso IDE.
- 2. In the Workspace, select File > Import > Existing Projects.
- 3. Navigate to the CM33 project folder.
- 4. Check the Copy projects into workspace checkbox.
- 5. Click the Finish button.

2.2 Import project in Xtensa Xplorer IDE

- 1. Open Xtensa Xplorer IDE.
- 2. In the Workspace, select File > Import > General > Existing Projects into Workspace.
- 3. Navigate to the DSP project folder.
- 4. In the Options section, do not select any of the listed options.
- 5. Click the Finish button.

3 Running the application in the IMXRT595 EVK

1. Open a serial terminal on your computer and configure it with the following settings.



Contents

1	Introduction1
2	Prepare the demo1
3	Running the application in the

- IMXRT595 EVK.....1
- 4 Project overview......5
- 5 Revision history......16

- 115200 Baud rate
- 8-bit data
- No parity
- One-stop bit
- No flow control
- 2. Open MCUXpresso IDE and open the oob_demo project.
- 3. To use another supported display, change the macro '**DEMO_PANEL**' in the 'display_support.h' file. The default is rectangular RK055AHD091 display.

h	display_support.h 🛛
	13@ /************************************
	14 * Definitions
	15 ************************************
	<pre>16 #define DEMO_PANEL_TFT_PROTO_5 0</pre>
	17 #define DEMO_PANEL_RK055AHD091 1
	18 #define DEMO_PANEL_RK055IQH091 2
	19 #define DEMO_PANEL_RM67162 3
	20
	21 #ifndef DEMO_PANEL
	22 #define DEMO_PANEL DEMO_PANEL_RK055AHD091
	23 #endif
gure 1. Demo_panel macro in	display_support.h

4. Select the OOB project in MCUXpresso, and build it.

	File	Edit	Source	Refactor	Navigate	Search	Project
	1	- 8	6 8	• 🔦 •	🗟 : 🛷 K	> 🗐	`& ™
Figure 2. Build icon							

- 5. Connect MIMXRT595-EVK to your computer using a micro USB to J40 (LINK USB) port.
- 6. Download the CM33 application to your MIMXRT595-EVK.



7. Run the application in MCUXpresso.

Search	Project	ConfigTools Run
> ! 🗨 !	`& ₽►	0 🗖 🛯 🛪 😨
Figure 4. Run icon		

8. Open Xtensa Xplorer IDE and configure the following options as shown in Figure 5.

FBmode: Off P: oob_demo C: nxp_rt500_Rl2019 T: Debug Build Active Figure 5. Configure the options	Search	Project	t Run	Tools	Window	Help					
Figure 5. Configure the options	FBmode:	Off 🔻	P: oob	demo	▼ C: nxp	_rt500_RI2019	▼ T:	Debug	Ŧ	Build Active	•
	Figure 5. C	onfigure th	e options								

9. Click the **Build Active** button to build the project.

10. Open a command prompt on the following location "*C:\Program Files (x86)\Tensilica\Xtensa OCD Daemon 14.01*" and execute the following command: "*xt-ocd.exe -c topology.xml*". The command prompt appears as in Figure 6.

C:\Windows\System32\cmd.exe - xt-ocd.exe - c topology.xml	_	×
Microsoft Windows [Version 10.0.17134.1246]		^
(c) 2018 Microsoft Corporation. All rights reserved.		
C:\Program Files (x86)\Tensilica\Xtensa OCD Daemon 14.01>xt-ocd.exe -c topologv.xml		
XOCD 14.01 2019-05-29 14:29:17		
(c) 1999-2020 Cadence Design Systems Inc. All rights reserved.		
[Debug Log 2020-02-17 10:58:17]		
Loading module "gdbstub" v2.0.0.12		
Loading module "jlink" v2.0.2.0		
Using JLINK lib v.65403		
Jlink USB Serial Number: 504500097		
Connected to Jink Device:		
Name: Sedder J-LINK UILPA		
J/N.504500009/ Firmwares J-Link Ultre V/ commiled Jan 7 2020 16:52:38		
Requested/Set TCK: 10000kHz/65534kHz		
Jlink: Select SWD		
SWD-DP with ID 0x6BA02477		
Loading module "jtag" v2.0.0.20		
Loading module "xtensa" v2.0.0.48		
Starting thread 'GDBStub'		
Opened GDB socket at port 20000		
Initialize XDM driver		
warning: warning: DAP Reset request failed: Ignoring		
		~
6 Command prompt		

11. Return to Xtensa Xplorer and select Debug > Debug Configurations.

	T: Debug 🔻 Build Active 💌 Run 💌 Profile 💌	Debug 🔻 Trace 🔻 🕐 W 🛃 🧭 🕯
		(no launch history)
		Debug As >
		Debug Configurations
		Organize Favorites
	ion	
Figure 7.		

- 12. In the **Debug Configurations** window, select **Xtensa On-Chip Debug > oob_demo debug jlink**.
- 13. Click the **Debug** button.

N Debug Configurations		>
Create, manage, and run configurations		
Create, manage, and run comparations	Name [oob_demo debug_jiink] Name [oob_demo debug_jiink] Alin Trace Synchronized Debug [] Common Alin Traget Alin Traget Alin Traget Alin Traget Use XOCD Manager Port VOCD Connection (re VOC	Status: Unknown 2000 Connect quires XOCD Manager)
	OCD Virion. Topology File: JTAG Probe: JTAG Probe Speed IP Address USS Serial Number Ocd Diagnostics • OCD Log options • Profiling	Use litest V Refresh Auto create V Browse
Filter matched 7 of 7 items		Revert Apply Debug Close

- 14. The Download binary dialog box prompts to download the application to the core 0.
- 15. Click Yes. The project starts downloading the code to the RT595.

Dow	nload binary
(?)	Download binary to: core0?
	Yes: download binary and restart. No : attach to target without restart.
	Yes No
Figure 8. Download library	

16. Run the program on Xtensa Xplorer IDE.

	File	Edit	Source	R	lefact	or	Nav	/igat	e	Searc	:h
	📬 🖣	·	B	Ø	∎⊳			54	₽	Q	.P
Figure 9. Run icon											

17. The project starts running on MIMXRT595-EVK. The red LED blinks and the following information appears on the terminal:

File Edit Setup Control Window Help Type a number between 1 - 6 to select a function and execute it on CM33 and FusionF1. Type ? to change to Graphic demo 1.SQRT 2.SINE 3.UECTOR ADD 4.UECTOR DOT 5.INU MATRIX 6.MATRIX TRANSPOSE 7.GRAPHIC DEMO	🔟 COM13 - Tera Term VT			_		×
Type a number between 1 - 6 to select a function and execute it on CM33 and FusionF1. Type 7 to change to Graphic demo 1.SQRT 2.SINE 3.UECTOR ADD 4.UECTOR ADD 5.INU MATRIX 6.MATRIX TRANSPOSE 7.GRAPHIC DEMO	File Edit Setup Control Window	Help				
	Type a number between 1 - 6 Type 7 to change to Graphic 1.SQRT 2.SINE 3.UECTOR ADD 4.UECTOR ADD 5.INU MATRIX 6.MATRIX TRANSPOSE 7.GRAPHIC DEMO	to select a function and demo	d execute it on CM33	and F	usionF1	^

18. To select one of the options, type a number on the serial terminal. For details on the demo project, see the chapter Project overview.

4 Project overview

This demo uses the Cortex[®]-M33, Fusion F1 DSP, and the GPU. The first six options execute a specific math function and show a simple performance comparator between the Cortex[®]-M33 and the Fusion F1. The last option draws on the display connected through the MIPI port and shows the GPU performance on the serial terminal.

To execute a math function from option 1-6, type the function number. The cycle count result of each core appears in the terminal. Both the Cortex[®]-M33 and Fusion F1 DSP cores can execute the functions listed in Table 1.

Table	1.	Math	functions
10010			1011010110

Math Function	Description	
Square Root	Gets the square root of a decimal number. In this demo, the input value is 0.25.	
Sine	Gets the sine of a decimal number. In this demo, the input value is 0.5.	
Vector Add	Makes an addition of two integer vectors with a length of 200 each.	
Vector Dot Product	Executes the vector dot product of two float vectors with a length of 16 each.	
Inverse Matrix	Executes the inverse of a 2x2 float matrix.	
Matrix Transpose	Executes the transpose operation of an 8x8 float matrix.	

The demo uses the Message Unit to coordinate the execution and communicate the DSP the math function that has to execute. forFor details on Message Unit, see Chapter 42: Messaging Unit on the RT500 User Manual.

4.1 Cortex[®]-M33

This section shows the code and libraries needed for the Cortex[®] -M33 application.

The Cortex[®] -M33 uses some files to execute the math functions. The source files are available at the following path: '*SDK* path>/CMSIS/DSP/Source'.

The source files required for this demo are:

 arm_common_tables.c 	 arm_mat_add_q31.c
arm_const_structs.c	 arm_mat_inverse_f32.c
 arm_dot_prodf_32.c 	 arm_mat_trans_f32.c
• arm_sqrt_q31.c	• arm_sin_q31.c

main_cm.c

This file contains all the math functions, all required initializations including clocks, debug console, and the message unit. The program starts with pin initialization functions. Each function initializes different components used in the demo.

Table 2. Pin configurations

Pin initialization function	Description	
BOARD_InitPins()	Initialize the RGB LED and PMIC pins.	
BOARD_InitUARTPins()	Initialize the UART pins used for the serial communication with the PC.	
BOARD_InitPsRamPins()	Initialize the pSRAM pins used for the GPU demo section.	
BOARD_InitFlexIOPanelPins()	Initialize the FlexIO pins if the TFT Proto display is selected on the macro 'DEMO_PANEL'. If set, connect the display through J43 at the back of the board.	
BOARD_InitMipiPanelPins()	Initialize MIPI pins if a mipi display is selected on the macro 'DEMO_PANEL'. This is the default configuration. If set, connect the display through J44 at the back of the board.	

```
c main_cm.c 🔀
        199⊖ int main(void)
        200 {
                 /* Init board hardware. */
        201
        202
                 status t status;
                 usart_config_t config;
        203
        204
        205
                 BOARD InitPins();
                 BOARD InitUARTPins();
        206
                 BOARD InitPsRamPins();
        207
        208
             #if (DEMO PANEL TFT PROTO 5 == DEMO PANEL)
        209
                 BOARD InitFlexIOPanelPins();
        210
        211
        212
                 GPIO PortInit(GPIO, BOARD SSD1963 RST PORT);
                 GPIO PortInit(GPIO, BOARD SSD1963 CS PORT);
        213
                 GPIO PortInit(GPIO, BOARD SSD1963 RS PORT);
        214
        215 #else
        216
                 BOARD InitMipiPanelPins();
        217
        218
                 GPIO PortInit(GPIO, BOARD MIPI POWER PORT);
                 GPIO PortInit(GPIO, BOARD MIPI BL PORT);
        219
                 GPIO PortInit(GPIO, BOARD MIPI RST PORT);
        220
        221
        222
             #if (DEMO PANEL RM67162 == DEMO PANEL)
                 GPIO PortInit(GPIO, BOARD MIPI TE PORT);
        223
        224
             #endif
        225
        226 #endif
        227
                 BOARD BootClockRUN();
        228
        229
                 BOARD InitDebugConsole();
        230
        231
                 status = BOARD InitPsRam();
        232
                 if (status != kStatus Success)
        233
                 ł
        234
                      assert(false);
        235
                  }
Figure 11. Board and pins initialization.
```

The next step is to initialize the peripherals used in the demo.

Table 3. Peripherals initialization functions

Peripheral initialization function	Description
CTIMER_INIT()	A CTIMER is used for time measuring. The CTIMER2 is configured to trigger every 5 microseconds to obtain the cycle count for the CM33.
LED_INIT()	Initializes RGB LED.
MU_Init(APP_MU)	Initializes the Message Unit, used to communicate the CM33 with the Fusion F1 DSP

37	/* Initialize CTIMER */
38	CTIMER_INIT();
39	/* Initialize LED */
40	LED_INIT();
41	/* Clear MUA reset */
42	<pre>RESET_PeripheralReset(kMU_RST_SHIFT_RSTn);</pre>
43	/* MUA <u>init</u> */
44	MU_Init(APP_MU);
4.5	

Figure 12. Peripherals initialization functions

Now, initialize the DSP core with BOARD_DSP_Init(). This function initializes the PMIC, configure the DSP clock, and sets the DSP image address to copy the Fusion F1 application into RAM.

The Cortex[®] -M33 can copy the entire DSP application into RAM. You can enable or disable this action by changing the macro 'DSP_IMAGE_COPY_TO_RAM' value. In this demo, this action is disabled (DSP_IMAGE_COPY_TO_RAM = 0) by default for debugging purposes.

/* Copy DSP image to RAM and start DSP core. */
BOARD_DSP_Init();

Figure 13. DSP initialization

It is important to remark that the Cortex-M33 has to start the DSP operation setting SYSCTL0_DSPSTALL register inside DSP_Start() function. For further information about DSP initialization and configuration, see the Getting Started with Xplorer for EVK-MIMXRT595. You can find this document inside the SDK folder: '*<SDK path>/docs/*'.

Once the DSP is configured and running, the CM33 waits for the Fusion F1 boot flag. This is to ensure that the DSP is up and ready to start the application.



Now, the UART interrupt is enabled to receive the information typed on the serial terminal.

```
/* MUA init */
     MU Init(APP MU);
     /* Copy DSP image to RAM and start DSP core. */
     BOARD DSP Init();
     /* Wait DSP core is Boot Up */
     while (BOOT FLAG != MU GetFlags(APP MU));
     /* Enable Rx and Tx on UART */
     USART_GetDefaultConfig(&config);
     config.baudRate_Bps = BOARD_DEBUG_UART_BAUDRATE;
                         = true;
     config.enableTx
     config.enableRx
                         = true:
     USART_Init(DEMO_USART, &config, DEMO_USART_CLK_FREQ);
     /* Enable RX interrupt. */
     USART_EnableInterrupts(DEMO_USART, kUSART_RxLevelInterruptEnable | kUSART_RxErrorInterruptEnable);
     EnableIRQ(DEMO USART IRQn);
Figure 15. UART interrupt
```

Both cores are ready to start the application! The CM33 is waiting for input on the serial terminal and toggling the red LED. The Fusion F1 is waiting for a message from CM33 with the MU. When a number is typed on the terminal, the UART interrupt is triggered, and the application executes the basic performance comparator between the CM33 and Fusion F1 DSP. You can find this inside the cpu_test() function

```
>void DEMO USART IRQHandler(void)
   {
           /* If new data arrived. */
       if ((kUSART RxFifoNotEmptyFlag | kUSART RxError) & USART GetStatusFlags(DEMO USART))
       ł
           dataTyped = USART ReadByte(DEMO USART);
           uartTyped = true;
       }
 /* Add for ARM errata 838869, affects Cortex-M4, Cortex-M4F Store immediate overlapping
     exception return operation might vector to incorrect interrupt */
               __CORTEX_M && (__CORTEX M == 4U)
   #if defined
         DSB();
   #endif
   3
Figure 16. UART interrupt handler
```

If the input data corresponds to a number between 1 to 6, then the CM33 executes the math function (showed on the list below) and sends a message to Fusion F1, indicating which function has to run.

- arm_mat_sqrt_Test()
- arm_mat_sine_Test()
- arm_mat_vec_add_Test()
- arm_mat_vec_dot_Test()
- arm_mat_mtx_inv_Test()
- arm_mat_mtx_tnsp_Test()

```
switch(dataTyped)
               {
               case '1':
                 /* Execute square root */
                                         Execute math function
                 arm mat sqrt Test(); -
                 /* Communicate with FusionF1 to execute math function */ Send message
                 MU SendMsg(APP MU, CHN MU REG NUM, 1); ---
                                                                           to Fusion F1
                 dataTyped = 0; -----> Clear input data
                 break;
                                         variable
               case '2':
                 /* Execute sine */
                 arm_mat_sine_Test();
                 /* Communicate with FusionF1 to execute math function */
                 MU_SendMsg(APP_MU, CHN_MU_REG_NUM, 2);
                 dataTyped = 0;
                 break;
               case '3':
                 /* Execute vector add */
                 arm mat vec add Test();
                 /* Communicate with FusionF1 to execute math function */
                 MU_SendMsg(APP_MU, CHN_MU_REG_NUM, 3);
                 dataTyped = 0;
                 break;
               case '4':
                 /* Execute vector dot product */
                 arm_mat_vec_dot_Test();
                 /* Communicate with FusionF1 to execute math function */
                 MU_SendMsg(APP_MU, CHN_MU_REG_NUM, 4);
                 dataTyped = 0;
                 break;
               case '5':
                 /* Execute inverse matrix */
                 arm mat mtx inv Test();
                 /* Communicate with FusionF1 to execute math function */
                 MU_SendMsg(APP_MU, CHN_MU_REG_NUM, 5);
                 dataTyped = 0;
                 break;
               case '6':
                 /* Execute matrix transpose */
                 arm_mat_mtx_tnsp_Test();
                 /* Communicate with FusionF1 to execute math function */
                 MU_SendMsg(APP_MU, CHN_MU_REG_NUM, 6);
                 dataTyped = 0;
                 break;
               case '7':
                 /* Change to graphic test */
                 graphicTest = 1; -----> Set flag to execute graphic test
                 dataTyped = 0;
                 break;
               default:
                   break;
             }
           uartTyped = false; -----> Clear uart flag
         3
         delay();
         /* Toggle led */
         LED RED TOGGLE(); Toggling LED
Figure 17. Main loop
```

All math functions are executed LOOP_COUNT times to obtain an average on the cycle count result; by default, this macro has a value of 10000. All functions used by the CM33 have a similar structure, as shown in the following image.



4.2 Vector Graphics Processing Unit (GPU)

If the input data corresponds to a 7, a flag is set indicating that it is time to execute the GPU test. The demo ends with the cpu test, creates vglite_task, and starts the scheduler.

This task manages all the GPU support, clocks, memory registers, and display initialization through VGLite API. The application draws a tiger on the screen and shows you the GPU performance on the serial terminal.

```
static void vglite_task(void *pvParameters)
{
    status t status;
    vg_lite_error_t error;
    uint32_t startTime, time, n = 0, fps_x_1000;
    status = BOARD PrepareVGLiteController();
                                                     Configure GPU clocks, memory, and interrupt.
    if (status != kStatus_Success)
    {
        PRINTF("Prepare VGlite contolor error\r\n");
        while (1)
            ;
    3
    error = init_vg_lite();
                                    Configure display clocks, the window, and tessellation to start drawing
    if (error)
    {
        PRINTF("init vg lite failed: init vg lite() returned error %d\n", error);
        while (1)
            ;
    }
    startTime = getTime();
    while (1)
    ł
        redraw();
                         Update the draw in the display
        n++;
        if (n >= 60)
                                                                          Obtain FPS and print it on terminal
        {
             time
                        = getTime() - startTime;
             fps_x_1000 = (n * 1000 * 1000) / time;
            PRINTF("%d frames in %d mSec: %d.%d FPS\r\n", n, time, fps_x_1000 / 1000, fps_x_1000 % 1000);
                       = 0;
            n
            startTime = getTime();
        }
    }
}
Figure 19. GPU task
```

For this demo, the RT595 uses the VG-Lite rendering API, which supports 2D vector/raster rendering operations for interactive user interface and keeps memory footprint to the minimum. This helps implement applications for mobile or IoT devices.

The graphic demo used in this application at '*<SDK path>/boards/evkmimxrt595/vglite_examples/tiger_freertos/*'. You can also find more graphic-focused demos within the RT500 SDK.

4.3 Fusion F1 DSP

This section shows the code and libraries needed for the Fusion F1 DSP application.

NatureDSP is a library provided used by the Fusion F1. This library contains math API's for use. The source files are found in the following path: '<SDK path>/middleware/dsp/naturedsp/fusionf1'. The documentation about the library is available inside the 'doc' folder.

The Fusion F1 uses some files of the Nature DSP library. The files required for this demo are:

- mtx_inv2x2f_fusion.c
- mtx_tran4x4f_fusion.c

- NatureDSP_Signal.h
- NatureDSP_types.h

Table continues on the next page ...

- vec_add32x32_fusion_fast.c
- vec_dotf_fusion.c
- vec_recip_table.c
- vec_recip_table.h
- naturedsp_input.h

- scl_sine_table32.h
- scl_sqrt_table.h
- scl_sine32x32_fusion.c
- scl_sine_table32.c
- scl_sqrt32x32_fusion.c
- scl_sqrt_table.c

The main files for this application are main_dsp.c and srtm_naturedsp_test.c. Both files are located in the project's source folder.

main_dsp.c

Initialize the debug console and the message unit. The Fusion F1 uses the function MU_SetFlags() to send the boot flag to CM33 and indicates DSP start.



Finally, the Fusion F1 will wait for CM33 messages using MU_ReceiveMsg(). Depending on the received message from the CM33, the Fusion F1 will call the math function.



srtm_naturedsp_test.c

In this file, you will find the six math functions declaration used in the application.

- 1. TEST_SQRT()
- 2. TEST_SINE()
- 3. TEST_VEC_ADD()
- 4. TEST_VEC_DOT()
- 5. TEST_MATRIX_INV()
- 6. TEST_MATRIX_TRANSPOSE()

Each function initialize the required variables, executes the math function from the NatureDSP library, and verifies their results. The math function is executed LOOP_COUNT times to obtain an average on the cycle count result. By default, this macro has a value of 100. All functions have a similar structure, as shown in the following image.



5 Revision history

This table summarizes the revisions of this document.

Table 4. Revision history

Revision number	Date	Substantive changes
0	19 Feb 2021	Initial Draft

How To Reach Us Home Page: nxp.com Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 19 February 2021 Document identifier: AN13151

arm