Product Type Integrated Communication Processor

NXP Part # LX2160A, LX2120A, LX2080A

Package 40mm x 40mm, 1517 flip-chip plastic ball grid array (FC-PBGA)

Crypto Hardware SEC 5

<u>Algorithms</u>	Max Key Size (bits)
DES (ECB, CBC, OFB, CFB)	56
3DES (ECB, CBC, OFB, CFB)	168 (3-keys)

AES (ECB, CBC, CTR, CCM, CMAC, GCM,

256 OFB, CFB, XCBC-MAC)

MD-5 + HMAC	(up to 512 bit keys)
SHA-1 + HMAC	(up to 512 bit keys)
SHA-224 + HMAC	(up to 512 bit keys)
SHA-256 + HMAC	(up to 512 bit keys)
SHA-384 + HMAC	(up to 512 bit keys)
SHA-512 + HMAC	(up to 512 bit keys)

Kasumi (A5/3, GEA-3, f8, f9) 128 Snow 3G 128 ZUC (EEA-1 & EIA-2) 128

Poly1305 128b key + 128b nonce ChaCha20 256

RSA Digital Signature 4096-bit operands **RSA Digital Verify** 4096-bit operands **ECC Digital Signature** 1023-bit field or modulus size **ECC Digital Verify** 1023-bit field or modulus size FIPS compliant deterministic RNG On chip 32-bit

Target Applications

Combined control, data path, and application layer processing in routers, switches, gateways, and general-purpose embedded computing systems.

Export Control Info:

Harmonized Tariff (US): 8542.31.0000

ENC Status: Restricted. US EAR part 740.17(b)(2)

ECCN: 5A002A.1 CCAT: G168956

Overview:

The LX2160A, LX2120A, and LX2080A are members of the QorlQ Layerscape family of integrated communications processor from NXP Semiconductor.

The LX2160A incorporates (16) 64b A72 ARM Architecture CPU cores, (2) 64b DDR4 Memory Controllers, multiple high speed (100/50/25/10G) Ethernet controllers, along with multiple PCle and other peripheral bus controllers. The LX2120A and LX2080A incorporate has the same high-speed peripherals and DDR controllers, but with (12) and (8) CPU cores respectively.

In addition to these CPUs and interfaces, the LX2xxx family integrates a 100Gbps Decompress/Compress Engine (DCE 1.0), and a 50Gbps Crypto Acceleration Engine (SEC 5). The algorithms and key lengths supported by the SEC 5 are listed in the table above.

In addition to crypto algorithm processing, the SEC 5 supports security protocol processing off-load capability, with specific support for protocol header and trailer processing for IPsec, SSL, DTLS, SRTP, MACSec, 802.16e, and 802.11e. The SEC 5 is expected to achieve 25000+ public key operations per second.

The LX2 family also provides support for secure boot and platform assurance, including ARM TrustZone.

NOTE 1: This authorization does not authorize the export of products designed to use the encryption functionality of these chips. Such products may require a classification and/or license from the Bureau of Industry and Security (BIS) prior to export. OEMs incorporating these chips in their products should call the BIS Encryption Export Support Line at 202-482-0707 with specific questions.

NOTE 2: NXP Semiconductor ("NXP") makes this export classification and regulatory information available for informational purposes only. It may not reflect the most current legal developments, and NXP does not represent, warrant or guarantee that it is complete, accurate or up-to-date. This information is subject to change without notice. The contents of this fact sheet are not intended to constitute legal advice or to be used as a substitute for specific legal advice from a licensed attorney and or customs broker. You should not act or refrain from acting based upon information in this email without obtaining professional advice regarding your particular facts and circumstances.