



Ara-1: Discrete NPU for Optimized Edge-AI

ARA-1-DNPU


Not Recommended for New Designs

This page contains information on a product not recommended for new designs. Specifications and information herein are subject to change without notice. For additional information, please contact [NXP support](#) or your NXP sales representative.


Last Updated: Feb 4, 2026

Built around an efficient dataflow architecture, Ara-1 discrete neural processing units (DNPUs) deliver the performance and responsiveness needed for real-time AI computing and decision-making. The Ara-1 enables applications to run multiple AI models with zero-latency context-switching. It supports AI-integrated cameras and embedded systems that demand low-latency operation and greater flexibility to accommodate new model operators.


NXP Applications Processor and Ara DNPV Connection Block Diagram



Integration of Ara DNPV and Applications Processors Host with Drivers Block Diagram



Machine learning deployment flow Block Diagram



View additional information for [Ara-1: Discrete NPU for Optimized Edge-AI](#).

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2026 NXP B.V.