



2-Bit I3C-Bus Buffer with Bidirectional Voltage Level Translation

P3B1602 NEW


Preproduction

This page contains information on a preproduction product. Specifications and information herein are subject to change without notice. For additional information [contact support](#) or your sales representative.


Last Updated: Jul 27, 2026

The P3B1602DP is a 2-bit I3C buffer with integrated auto direction sensing and bidirectional voltage level translation, enabling seamless communication across mixed-voltage systems. Optimized for I3C, I²C, and other serial buses, it supports capacitive loads up to 100 pF. Its extended one-shot ON duration ensures strong signal drive and reliable edge performance, even across large capacitive loads and large round trip delay caused by long traces.

P3B1602DP Internal Block Diagram



Typical Application Block Diagram



View additional information for [2-Bit I3C-Bus Buffer with Bidirectional Voltage Level Translation](#).

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2026 NXP B.V.