



# 8-Bit I<sup>2</sup>C-Bus and SMBus I/O Port with Interrupt

## PCA9554\_PCA9554A

Last Updated: Jun 15, 2022


The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I<sup>2</sup>C-bus/SMBus applications and were developed to enhance the NXP Semiconductors family of I<sup>2</sup>C-bus I/O expanders. The improvements include higher drive capability, 5 V I/O tolerance, lower supply current, individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, and so on.

The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity Inversion register (active HIGH or active LOW operation). The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the read register can be inverted with the Polarity Inversion register. All registers can be read by the system controller. Although pin-to-pin and I<sup>2</sup>C-bus address compatible with the PCF8574 series, software changes are required due to the enhancements and are discussed in Application Note AN469.


The PCA9554/PCA9554A open-drain interrupt output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed I<sup>2</sup>C-bus address and allow up to eight devices to share the same I<sup>2</sup>C-bus/SMBus. The PCA9554A is identical to the PCA9554 except that the fixed I<sup>2</sup>C-bus address is different allowing up to sixteen of these devices (eight of each) on the same I<sup>2</sup>C-bus/SMBus.

## PCA9554\_9554A Block Diagram Block Diagram



Block diagram: PCA9554ABS, PCA9554AD, PCA9554ADB, PCA9554AN, PCA9554APW, PCA9554ATS, PCA9554BS, PCA9554D, PCA9554DB, PCA9554N, PCA9554PW, PCA9554TS  
 Block Diagram



View additional information for [8-Bit I<sup>2</sup>C-Bus and SMBus I/O Port with Interrupt](#).

Note: The information on this document is subject to change without notice.

**[www.nxp.com](http://www.nxp.com)**

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2022 NXP B.V.