

# 9-Channel PMIC for High-Performance Applications, ASIL D and SIL 2

## **PF09**

#### Active

Last Updated: Dec 23, 2025

The PF09 power management integrated circuit (PMIC) is optimized for high-performance i.MX95 based applications. It features five high-efficiency buck converters and four linear regulators for powering the processor, memory and miscellaneous peripherals. PF09 provides low quiescent current in standby and low-power off modes.

The PF09 is developed in compliance with automotive ISO 26262 and industrial IEC 61508 safety standards, including safety features, with failsafe outputs and integrated self-test mechanisms, becoming part of a safety oriented system partitioning targeting high integrity safety levels up to automotive ASIL D and industrial SIL 2.

### PF09 Multi-Channel PMIC for i.MX95 Block Diagram

LDO1 (Load Switch)

(0.75 V to 3.3 V, 500 mA)

LDO2

(Load Switch) (0.65 V to 3.3 V, 200 mA)

LDO3

(Load Switch)

(0.65 V to 3.3 V, 200 mA)

**VA ON** 

(Always-On Supply) (1.8 V to 3.3 V, 10 mA)

**AMUX** 

(Diagnostics)

**Clock Management** 

**Logic and Control** 

High Speed I<sup>2</sup>C MCU Interface Regulator Control Fault Detection

> ASIL-D SIL-2

Safety Monitoring

Voltage monitoring System monitoring WD management System self-test ABIST/LBIST FCCU monitoring Safety output Digital Supervisor SW1 (LVBUCK)

(0.5 V to 3.3 V, 3.5 A)

SW2

(MPH\_LVBUCK)

(0.3 V to 3.3 V, 2.5 A)

SW3

(MPH\_LVBUCK)

(0.3 V to 3.3 V, 2.5 A)

SW4

(MPH\_LVBUCK)

(0.3 V to 3.3 V, 2.5 A)

SW5

(MPH\_LVBUCK)

(0.3 V to 3.3 V, 2.5 A)

MTP

(Flexible Configuration)

View additional information for 9-Channel PMIC for High-Performance Applications, ASIL D and SIL 2.

Note: The information on this document is subject to change without notice.

#### www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2025 NXP B.V.