

9-Channel PMIC for High-Performance Applications, Fit for up to SIL 2

PF9455

Preproduction

This page contains information on a preproduction product. Specifications and information herein are subject to change without notice. For additional information please contact your sales representative.

Last Updated: Oct 22, 2025

The PF9455 power management integrated circuit (PMIC) is optimized for high-performance i.MX94 based applications. It features five high-efficiency buck converters and four linear regulators for powering the processor, memory and miscellaneous peripherals. PF9455 provides low quiescent current in standby and low-power off modes.

The PF9455 is developed in compliance with industrial IEC 61508 safety standards, including safety features, with failsafe outputs and integrated self-test mechanisms, becoming part of a safety oriented system partitioning targeting high integrity safety levels up to industrial SIL 2.

PF9455 Multi-Channel PMIC for i.MX 94 Block Diagram

LDO1 (Load switch) (0.75 V to 3.3 V, 500 mA)

LDO2 (Load switch) (0.75 V to 3.3 V, 200 mA)

LDO3 (Load switch) (0.75 V to 3.3 V, 200 mA)

VSNVS (RTC Supply) 1.8 V to 3.3 V, 10 mA)

AMUX (Diagnostics)

Clock management

Logic and control High speed I²C

High speed I²C MCU interface Regulator control Fault detection

SIL-2
Safety monitoring
Voltage monitoring
System monitoring
WD management
System self-test
ABIST/LBIST
FCCU monitoring
Safety output
Digital supervisor

SW1 (PMODE_LVBUCK) (0.8 V to 3.3 v, 2.5 A)

SW2 (VMODE_LVBUCK) (0.5 V to 1.8 V, 1.5 A)

SW3 (VMODE_LVBUCK) (0.5 V to 1.8 V, 1.5 A)

SW4 (VMODE_LVBUCK) (0.3 V to 1.5 V, 1.5 A)

SW5 (VMODE_LVBUCK) (0.3 V to 1.5 V, 1.5 A)

OTP (Flexible configuration)

View additional information for 9-Channel PMIC for High-Performance Applications, Fit for up to SIL 2.

Note: The information on this document is subject to change without notice.

www.nxp.comNXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2025 NXP B.V.