XA 16-Bit Microcontroller Family 32K/1024 OTP/ROM CAN Transport Layer Controller 1 UART, 1 SPI Port, CAN 2.0 B, 32 CAN ID Filters, Transport Layer Co-Processor

PXAC37KFBD

Last Updated: Mar 8, 2023

The XA-C3 is a member of the Philips XA (eXtended Architecture) family of high-performance 16-bit single-chip microcontrollers. The XA-C3 combines an array of standard peripherals together with a PeliCAN CAN 2.0B engine and "Message Management" hardware to provide integrated support for many CAN Transport Layer (CTL) protocols such as DeviceNet, CANopen and OSEK. For additional details.

The XA architecture supports:

- Easy 16-bit migration from the 80C51 architecture.
- 16-bit fully static CPU with 24-bit addressed PROGRAM and DATA spaces.
- Twenty-one 16-bit CPU core registers capable of all arithmetic and logic operations while serving as memory pointers.
- An enhanced orthogonal instruction set tailored for high-level support of the C language.
- Multi-tasking and direct real-time executive support.
- Low-power operation intrinsic to the XA architecture includes Power-Down and Idle modes.

Block diagram: PXAC37KFBD Block Diagram



View additional information for XA 16-Bit Microcontroller Family 32K/1024 OTP/ROM CAN Transport Layer Controller 1 UART, 1 SPI Port, CAN 2.0 B, 32 CAN ID Filters, Transport Layer Co-Processor.

Note: The information on this document is subject to change without notice.