



Multi-Output DC-DC Regulator for Low Power LS1 Communication Processors


VR5100

Last Updated: Jun 15, 2022

The VR5100 is a high performance, multi-output DC-DC regulator designed to power single or dual core LS1 processors like [LS1012A](#) and [LS1024A](#). It includes three buck regulators, six LDOs and a boost regulator offering a complete power management solution for Network Attached Storage, battery operated Mobile NAS, IoT gateway, Home and factory automation systems.

The VR5100 uses a low quiescent current architecture allowing high efficiency operation at light load extending the battery life. The high frequency operation reduces the total solution to less than 0.5 sqin. The high power QFN package keeps the junction temperature low even at high ambient temperature.

VR5100 Block Diagram Block Diagram



View additional information for [Multi-Output DC-DC Regulator for Low Power LS1 Communication Processors](#).

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2022 NXP B.V.