

In-Circuit Programming of FLASH Memory in the MC68HC908JL3

By Roger Fan
Applications Engineering
Microcontroller Division
Hong Kong

This application note describes In-Circuit Programming (ICP) of the FLASH memory in the Freescale MC68HC908JL3 (JL3) microcontroller and its variants: MC68HRC908JL3, MC68HC908JK3, MC68HRC908JK3, MC68HC908JK1, and MC68HRC908JK1.

The text is divided into two parts:

- PART 1 — covers a general overview of ICP and techniques that can be applied to the JL3
- PART 2 — covers a low-cost ICP implementation for the JL3

For detailed specification on MC68HC908JL3, please refer to the datasheet: Freescale order number MC68HC908JL3/H.

This FLASH memory can be programmed or erased using software routines running either in *User mode* or *Monitor mode*, by writing to the FLASH Control register at address \$FE08.

User Mode	In User mode, the JL3 is running the user code, that has been programmed in the FLASH memory. This is the mode in which the JL3 will be running during most of the time.
Monitor Mode	In Monitor mode, the JL3 is running code that has been permanently programmed into an area of memory in the JL3 during fabrication. The monitor code is used for communicating to an external host, connected via a serial link. Programming an initially blank JL3 FLASH memory is executed in monitor mode.
Initial FLASH Programming	The mode in which the JL3 enters is latched after a power-on-reset (POR), and depends on the logic level on the following pins: $\overline{\text{IRQ1}}$, $\overline{\text{RST}}$, PTB0, PTB1, PTB2, and PTB3. (For details, please refer to the Monitor ROM section in the datasheet.)

In-Circuit Programming in User Mode

ICP in user mode can be implemented so as to maintain target system operation while reprogramming the FLASH memory in the JL3. Reprogramming the FLASH memory in the JL3 involves two stages. The first stage is an erase operation to erase the existing data in the FLASH memory cell. The minimum erase size is 64-bytes, known as a *page*. The MASS bit in the FLASH Control register provides the option for erasing the entire FLASH array in one operation, known as *MASS erase*. It should be noted that an erased byte of FLASH memory reads as \$FF. The second stage is the programming process, which programs the

The ICP code sets up the JL3 a communication link with an outside host system via the JL3 port pins, and then transfers control of the JL3 MCU to the host system. The host issues commands to erase the JL3's FLASH memory and downloads data to program the FLASH memory. In this case, the JL3 ICP code is acting as a command interpreter.

Alternatively, the ICP code can carry out the erase process and downloads new data from an external source for the programming. The source can be an intelligent host or an EPROM containing the new user code.

In both of the above methods, the ICP code must be loaded into the RAM area of memory, and the routine executed in the RAM area. Program or erase operations are not allowed while program is running in the FLASH area. If it was possible for the ICP code to execute in the FLASH area, there is the danger of erasing the ICP code itself.

Block Protected FLASH Memory

There is one situation where the FLASH memory cannot be erased: when it is *block protected*. The FLASH Block Protect register at address \$FE09 is used to protect (prevent from erase or program) a block of, or the entire FLASH memory. By default, the entire JL3 FLASH memory is block protected, since the reset state of \$FE09 is 00. The FLASH memory must be unprotected by setting the FLASH Block Protect register to \$FF, prior to any program and erase operations.

In-Circuit Programming in Monitor Mode

In Monitor mode, the JL3 is running the *monitor code* that has been permanently programmed into an area of memory (\$FC00 to \$FDFF and \$FF10 to \$FFCF) in the JL3 during fabrication. First time programming of the JL3's FLASH memory can only be executed in

Blank Vector Entry to Monitor Mode

With the new FLASH memory implementation, there was a need to reduce the number of wire connections to the target system to program the MCU when ICP was required. The other method for entry to monitor mode is a blank reset vector. The only time when the reset vector is blank is when the entire JL3's FLASH memory is blank — the reset vector can only be erased by a mass erase operation. This monitor mode entry method does not need the high voltage to the $\overline{IRQ1}$ pin; and the clock at OSC1 must be 9.8304MHz, to produce the 9600 baud communication speed on PTB0.

Implementing ICP in monitor mode has the advantage that no ICP code needs to be written for the user code. In addition, the *MCUscribe* program, a free Freescale utility, is available for the PC host system that talks to the MCU via PTB0 serial link.

Other ICP Considerations

Signal Conditioning

Normal system activities will usually be halted during an ICP operation, to allow an uninterrupted programming process. Therefore, at the start of the ICP process, the MCU should be configured such that no pin contention or runaway signal will occur during the ICP process. Also note that when the system is first switched-on with a MCU having a blank FLASH memory, the port pins default to their reset states.

Pin Isolation

If the MCU pins used for connecting to the external host are shared with the target system, make sure they are isolated to the proper logic level when the ICP connection is made.

PART 2

Introduction

The following ICP method is low-cost; with minimal system and user code changes. It involves two steps:

1. Erasing the FLASH memory in User mode.
2. Programming the FLASH memory in Monitor mode (blank vector entry) using Motorola's SPGMR08 Serial Programmer.

Bus Frequency Constraint

This ICP method uses a bus frequency at 2.4576MHz for programming the FLASH (see Programming the FLASH Memory in Monitor Mode). For the blank vector entry method, this bus frequency can be generated using an external crystal oscillator circuit or a direct clock input at 9.8304MHz (4 times the bus frequency). The 2.4576MHz is used to derive the 9600 baudrate for the communication between MCU and Host.

Mass Erasing the FLASH Memory in User Mode

The program listing at the back of this application note contains the routine for mass erasing the MCU. Since this program is for demonstration purposes, only the MASS_ERASE subroutine is required for inclusion to the user program. Other parts of the program involves setting up the bus clock and polling the pins PTB0 and PTD3 for ICP request.

What the program does is this:

In the erase routine, the delay timing is based on a bus frequency of 2.4576MHz, and the mass erase operation is repeated until the user vectors and the security bytes are erased. The time required for the mass erase operation is less than two seconds.





Figure 1. Mass Erase Port Pin Configuration

The flowchart in figure 2 shows the sequence of events for the mass erase operation.



Procedure for mass erase

Using the sample program, this step-by-step procedure erases the JL3 FLASH in user mode:

1. Switch off the power to the target system.
2. Isolate port pins PTB0 and PTD3 from target system logic.
3. Set PTB0 to high via a pull-up resistor to V_{DD} .
4. Set PTD3 to ground directly to V_{SS} .
5. Switch on the power to the target system.
6. Wait 2 seconds.
7. Switch off power to the target system.
8. FLASH memory is now erased.


The next section describes the procedure for programming the JL3 FLASH memory using blank vector entry to monitor mode.

Programming the FLASH Memory in Monitor Mode

Programming the JL3's blank FLASH memory is achieved by running the MCU in monitor mode; and with a host connected using a serial link. Monitor mode can be entered in one of two ways after a power-on-reset:

- A high voltage ($1.5 \times V_{DD}$) applied on the $\overline{IRQ1}$ pin, or
- The FLASH memory is erased blank.

The latter method for entering monitor mode for programming the FLASH memory will be described here. With this method, the MCU enters monitor mode after a power-on reset when it detects that the reset



- NOTES:
1. For normal operation:
SW1: don't care
SW2: position D
 2. For **blank reset vector** monitor mode entry:


Further Information

The above ICP method has two limitations. They are:

1. The erase and program operations are for the entire 4 k-bytes of FLASH memory — An erase operation erases all FLASH locations; a program operation programs all FLASH locations.
2. There must be no power outage during erase or program operations; otherwise, a high voltage must be applied to the $\overline{\text{IRQ1}}$ pin so that the MCU can enter Monitor mode. The alternative is to extract the MCU off the target system and reprogrammed using an external programmer.

Further cost-savings can be achieved by using the circuit in figure 4 to replace the SPGMR08 serial programmer.

Serial programming Schematic



The V_{TST} signal is only required for high voltage entry to Monitor Mode.
The CLK signal is optional.



Program Listing

```

;-----
; Assembler Directives
; $base      10t
;-----
; 68HC908JL3 User Mode FLASH Mass Erase
;
; Author      : Roger Fan
; File Name   : jl3icp.asm
;-----
; Description:
; This program allows the MCU to mass erase itself in user mode.
; The detect condition for mass erase is PTB0=1 & PTD3=0.
;
; For successful code execution, the user should set a bus frequency of
; 2.4576MHz. This can be derived from a 9.8304MHz xtal for the HC908 part.
;
; The program uses a subroutine, erase_cmd, located at $FC06 in the
; monitor ROM, for the mass erase operation.
;
; Jumper setting during power-up reset:
;
; Jumper      user mode      mass erase mode
;-----
; PTB0        -              pull-up(10k)
; IRQ         pull-up        pull-up
; PTD3        pull-up (10k)  short to ground
;-----
; Version      Date          Description
;-----
; 0.2         20/2/2000
;-----
; MCU (JL3) I/O pin Assignment
;-----
PTA      equ    0      ; Port A
PTB      equ    1      ; Port B
PTD      equ    3      ; Port D
DDRA     equ    4      ; Port A direction register
DDRB     equ    5      ; Port B direction register
DDRD     equ    7      ; Port D direction register
s_data   equ    0      ; Serial data used in monitor mode
Ps_data  equ    PTB    ; Port location of serial data
DDRs_data equ    DDRB  ; Port direction location of serial data
;-----
; FLASH Control Register
;-----
FLCR     equ    $fe08  ; FLASH Control Register
HVEN     equ    3
MASS     equ    2
ERASE    equ    1

```

Freescale Semiconductor, Inc.



```

;-----
; Main Program
;-----
START:      org     MAIN
            rsp
            sei
            clr     DDRB           ; check user mode mass erase condition
            clr     DDRD           ; PTB0=5V & PTD3=GND in user mode condition
            brclr   0,PTB,USERCODE ; check PTB0=5V
            brset   3,PTD,USERCODE ; check PTD3=GND
            clr     CONFIG2
            mov     #$31,CONFIG1   ; disable COP & LVI
            clr

NEXTRAM:    lda     MASS_ERASE,x    ; Load mass erase code from FLASH to RAM
            sta     RAM,x
            incx
            cbeq    #{ENDRAM-MASS_ERASE},RUNRAM
            bra     NEXTRAM

RUNRAM:     jmp     RAM             ; Execute the mass erase

USERCODE:   bra     *              ; Start of the user application code
;-----
; Mass Erase
;-----
MASS_ERASE: lda     #$ff           ; unprotect all FLASH area
            sta     FLBPR
            mov     #%01000000,ctrlbyt ; setup mass erase
            mov     #10,cpuspd
            ldhx   #$ffff
            jsr    erase_cmd       ; mass erase routine
            ldx    #$0A

Mem_check   lda     $FFF6,x
            cmp     #$FF
            bne    M_erase
            decx
            bne    Mem_check

ICPMODE:    bra     *              ; Waiting for power-off the device,
            ; then enter the ICP mode using SPGMR &
            ; MCUscribe

M_erase     jmp     RAM

ENDRAM:     org     RSTVECTOR
            fdb     START         ; RESET

```

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

