Abstract
The TJA1050 is an advanced CAN transceiver for use in automotive and general industrial applications. It supports the differential bus signal representation being described in the international standard for in-vehicle high speed CAN applications (ISO11898). Controller Area Network (CAN) is a serial bus protocol being primarily intended for transmission of control related data between a number of bus nodes.

This application note provides information how to use the TJA1050 in high speed CAN applications. It is intended to provide basic technical information on the implementation of the Physical Medium Attachment in a CAN network according to the ISO11898 standard, using the transceiver TJA1050 from NXP Semiconductors. This product supports bit rates up to 1 Mbit/s over a two-wire differential bus line, which is the transmission medium being specified by the ISO11898 standard.

Typical application information, like aspects of EMC, supply voltage buffering, ground-offsets, unpowered transceiver, bus length and maximum number of nodes per network, is provided by this application note.
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>02</td>
<td>20061110</td>
<td>Updated version</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• The format of this application note has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Legal texts have been adapted to the new company name where appropriate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Update of Section 4.2 &quot;Common mode choke&quot;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Update of Section 4.3 &quot;ESD Protection&quot;.</td>
</tr>
<tr>
<td>01</td>
<td>20000425</td>
<td>Initial version</td>
</tr>
</tbody>
</table>

---

### Contact information

For additional information, please visit: [http://www.nxp.com](http://www.nxp.com)

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)
1. Introduction

ISO 11898 Ref. 1, Ref. 2 is the international standard for in-vehicle high speed communication using the Controller Area Network (CAN) bus protocol. The scope of this standard essentially is to specify the Data Link Layer and Physical Layer of the communication link. The Physical Layer is subdivided into three sublayers as shown in Figure 1. These are:

- Physical Signalling - Bit coding, timing, synchronization.
- Physical Medium Attachment - Driver and receiver characteristics.
- Medium Dependent Interface - Bus connector.

![Fig 1. Layered architecture of CAN](image)

Like the PCA82C250, Ref. 5, the TJA1050 is compatible with the ISO11898 standard. Interoperability with other ISO11898 compliant transceiver products is ensured.

Electromagnetic Compatibility (EMC) has been the main design target of the TJA1050. Considering the critical AM-band, emission could be decreased by more than 20 dB compared to the PCA82C250.

Besides EMC, another key item of the TJA1050 is its passive behavior to the bus if unpowered. This makes the TJA1050 the preferred transceiver for clamp-15 nodes, which are unpowered when ignition is off. Continuously supplied nodes (Clamp-30) require a dedicated low-power mode to keep the overall system power consumption as low as possible. For these applications the PCA82C250 remains a good choice because of its Standby mode. Very low power consumption with the TJA1050 for clamp-30 applications with remote wake-up capability can be achieved by unpowering the transceiver and by using a separate line for remote wake-up.
Pin compatibility between the TJA1050 and the PCA82C250 allows the TJA1050 to be used in existing applications without changing the PCB. The customer can immediately benefit from the outstanding performance of the TJA1050.

2. General application of high speed CAN transceiver

A general application of a high speed CAN transceiver is shown in Figure 2. A protocol controller is connected to the transceiver via a serial data output line (TXD) and a serial data input line (RXD). The transceiver is attached to the bus lines via its two bus terminals CANH and CANL, which provide differential receive and transmit capability. The pin S (8) is used for mode control. The reference output voltage \( V_{\text{ref}} \) provides a nominal output voltage of \( V_{\text{CC}}/2 \) usable as a reference level for CAN-controllers with analog Rx inputs. It is not needed for the SJA1000, which features a digital input. The transceiver is powered with a nominal supply voltage of +5 V.

The protocol controller outputs a serial transmit data stream to the TXD input of the transceiver. An internal pull-up function sets the TXD input to logic HIGH i.e. the bus output driver is passive in open circuit condition. In the recessive state (see Figure 4) the CANH and CANL inputs are biased to a voltage level of \( V_{\text{CC}}/2 \) via receiver input networks with a typical internal impedance of 25 k\( \Omega \). Otherwise, if a logic LOW-level is applied to TXD, this activates the bus output stage, generating a dominant signal level on the bus.
lines (see Figure 4). The output driver CANH provides a source output of $V_{CC}$ and the output driver CANL a sink output towards GND. As an example Figure 3 shows the block diagram of the TJA1050.

The bus is in recessive state if no bus node transmits a dominant bit. If one or multiple bus nodes transmit a dominant bit, the bus lines enter the dominant state overwriting the recessive state (wired-AND characteristic).

The receiver comparator converts the differential bus signal to a logic level signal, which is output at RXD. The serial receive data stream is provided to the bus protocol controller for decoding. The receiver comparator is always active i.e. it monitors the bus while the bus node is transmitting a message. This is required to support the non-destructive bit-by-bit arbitration scheme of CAN.

Typically the bus is set up with a pair of twisted wires. Considering a linear topology as specified in ISO11898 the two bus ends are terminated with a resistor of nominal 120 $\Omega$. This results in the required busload of nominal 60 $\Omega$. Close matching of the termination resistor with the cable impedance ensures that data signals will not be reflected at the bus ends.

![Fig 3. Block diagram of the TJA1050](image_url)
Fig 4. Nominal bus levels according to ISO11898
3. **The TJA1050**

3.1 **Features**

The main features of the TJA1050 are:

- Fully compatible with the ISO11898 standard
- High speed (up to 1 Mbit/s)
- Very low Electromagnetic Emission
- Very high Electromagnetic Immunity
- An unpowered node does not disturb the bus lines
- Timeout protection at TXD against dominant bus clamping
- Silent mode providing Listen-Only mode and “Babbling Idiot” protection
- Bus bins protected against transients in an automotive environment
- Input levels compatible with 3.3 V and 5 V devices
- Thermally protected output drivers
- Short-circuit proof to battery and ground
- At least 110 nodes can be connected

3.2 **Operation modes**

The TJA1050 provides two modes of operation, which are controlled by the pin S.

- High speed mode
- Silent mode

Variable slope control as used in the PCA82C250 is not supported. The TJA1050 features a fixed slope. Even so the excellent output stage symmetry results in a much better EMC performance compared to previous products.

3.2.1 **High speed mode**

The High speed mode is the normal operating mode and is selected by connecting pin S to ground. Due to an internal pull-down function (see Figure 3) it is the default mode if pin S is unconnected.

In this mode the bus output signals are switched as fast as possible with a fixed slope. It is the appropriate mode for achieving a maximum bit rate and/or bus length and provides minimum transceiver loop delays.

3.2.2 **Silent mode**

In Silent mode the transmitter is disabled regardless of the TXD input signal. The transceiver behaves as in non-transmitting state consuming the same supply current as in recessive state. The Silent mode is selected with a HIGH signal at pin S.
3.2.2.1 “Babbling idiot” protection
The Silent mode allows a node to be set to a state, in which it is absolutely passive to the bus. It becomes necessary when a CAN-controller gets out of control and unintentionally sends messages (“Babbling idiot”), that claim the bus. Activating the Silent mode by the microcontroller allows the bus to be released even when there is no direct access from the microcontroller to the CAN-controller. The Silent mode is very useful for achieving high system reliability required by today’s electronic applications.

3.2.2.2 Listen-only mode
In Silent mode RXD monitors the bus lines as usual. Thus, the Silent mode provides a Listen-Only mode for diagnostic features. It ensures that a node does not influence the bus with dominant bits.

3.3 TXD dominant timeout
Besides the Silent mode, the TJA1050 provides the TXD dominant timeout. This safety feature prevents an erroneous CAN-controller from clamping the bus to dominant level by a continuously dominant TXD signal.

![Fig 5. TXD dominant timeout feature](image)

The function of the TXD dominant timeout is illustrated in Figure 5. After a maximum allowed TXD dominant time, the transmitter is disabled. The next dominant output drive is possible only after releasing TXD.

According to the CAN protocol Ref. 1, a maximum of eleven successive dominant bits are allowed on TXD (worst case of five successive dominant bits followed immediately by an error frame). Along with the minimum allowable TXD dominant time, this limits the minimum bit rate to 60 kbit/s.

3.4 Compatibility with 3.3 V devices
Devices with supply voltages lower than 5 V are increasingly migrating into automotive applications. The TJA1050 can communicate with 3.3 V devices (like CAN-controller, μC) by providing reduced input thresholds to the TXD input and the input pin S. It is suitable for 5 V supplied μCs and CAN-controllers as well as for 3.3 V supplied derivatives.
However, the 3.3 V devices must be 5 V tolerant with respect to RXD and TXD, because of a pull-up resistor to $V_{CC}$ (5 V) at TXD inside the transceiver and a $V_{CC}$-based push-pull stage for RXD.

4. EMC and ESD aspects

Achieving a high EMC performance is not only a matter of the transceiver, a careful system implementation (termination, topology, external circuitry) is also very important. This chapter presents some application hints with the aim of exploiting the outstanding EMC performance of the TJA1050.

4.1 Split termination concept

Practice has shown that effective reduction of emission can be achieved by a modified bus termination concept called split termination. In addition this concept contributes to higher immunity of the bus system.

The split termination concept is illustrated in Figure 6. Basically each of the two termination resistors of the bus line end nodes is split into two resistors of equal value, i.e. two resistors of 60 Ω instead of one resistor of 120 Ω. As an option, stub nodes, which are connected to the bus via stubs, can be equipped with a similar split termination configuration. The resistor value for the stub nodes has to be chosen such that the busload of all the termination resistors stays within the specified range from 50 Ω to 65 Ω Ref. 1. For up to 10 nodes (8 stub nodes and 2 bus line end nodes), a typical resistor value for stub nodes is 1.3 kΩ.

The special characteristic of this approach is that the common mode signal is available at the centre tap of the termination. This common mode signal is terminated to ground via a capacitor $C_G$ of e.g. 10 nF to 100 nF. However, it is obvious that the capacitor should be connected to a “quiet” ground level. For example a separate ground lead to the ground pin of the module connector with lowest inductance is recommended, if termination is placed inside the bus nodes.
The TJA1050 itself has reached such a high symmetry level that symmetry aspects of the two bus lines to reference ground become more and more important. To exploit the excellent emission performance of the TJA1050, the matching tolerance between the split termination resistors at each ECU has to be considered.

It is worth noticing that the EMC performance of the TJA1050 has been optimized for use of the split termination without a choke. It is highly recommended to implement the split termination. The excellent output stage symmetry allows doing without chokes as shown by different emission measurements. If, however, the EMC performance is still not sufficient, there is the option to use additional measures like capacitors and common mode chokes.

4.2 Common mode choke

A common mode choke provides high impedance for common mode signals and low impedance for differential signals. Due to this, common mode signals produced by RF noise and/or by non-perfect transceiver driver symmetry are damped significantly. Common mode chokes help to reduce emission and to enhance immunity.

Figure 7 shows how to combine a common mode choke with the split termination and capacitors at CANH and CANL to GND. If priority is to enhance immunity, it is recommended to place the capacitors between the transceiver and the common mode choke. If, on the other hand, the aim is emission reduction, it is recommended to place the capacitors between the choke and the split termination.

There is always a disadvantage with common mode chokes. The inductance of the choke may establish a resonant circuit together with pin capacitances. This can result in unwanted oscillations between the bus pins and the choke, both for differential and common mode signals. Oscillations of the differential signal can cause multiple switching of RXD.

Former transceiver products usually needed a common mode choke to fulfil the stringent emission and immunity requirements of the car manufacturers when using unshielded twisted-pair cable. The TJA1050 has the potential to build up in-vehicle bus systems...
without chokes. Whether chokes are needed finally depends on the specific system implementation like the wiring harness and the symmetry of the two bus lines (matching tolerances of resistors and capacitors).

Besides the RF noise reduction, the so-called stray inductance (non-coupled portion of inductance) may establish a resonant circuit together with pin capacitance. This can result in unwanted resonance oscillations between the bus pins and the choke, both for differential and common mode signals, and in extra emission around the resonant frequency. To avoid such oscillations, it is highly recommended to use only chokes with a stray inductance lower than 500 nH. Bifilar wound chokes typically show an even lower stray inductance. As shown in Figure 7, the choke shall be placed close to the transceiver.

4.3 ESD Protection

The TJA1050 is designed to withstand ESD pulses of up to 4 kV according to the human body model at the bus pins CANH, CANL and pin SPLIT and thus typically does not need further external protection methods. Nevertheless, if much higher protection is required, external clamping devices can be applied to the CANH and CANL line.

NXP offers a dedicated protection device for the CAN bus, providing high robustness against ESD and automotive transients. The PESD1CAN protection diode, Ref. 9, featuring a very fast diode structure with very low capacitance (typ. 11 pF), is compliant to IEC61000-4-2 (level 4), thus allowing air and contact discharge of more than 15 kV and 8 kV, respectively. Tests at an independent test house have confirmed typically more than 20 kV ESD robustness for ECUs equipped with the PESD1CAN diode and a choke. To be most effective, the PESD1CAN diode should be placed close to the ECU connector as shown in Figure 7, while the choke should be placed close to the transceiver.
5. Power supply and recommended bypass capacitor

Typically, a bypass capacitor is used for buffering the required supply voltage. A well-dimensioned bypass capacitor also avoids high current peaks flowing into the ground leads, establishing a "quiet" signal ground for the transceiver.

5.1 Average and peak supply current

To properly dimension the V\textsubscript{CC} supply of the high speed CAN transceiver, two parameters have to be taken into account:

1. **Average supply current**
   
   The average supply current is needed to calculate the thermal load of the required V\textsubscript{CC} voltage regulator. It is estimated that a node is continuously sending messages with a duty cycle of 50 %.

2. **Peak supply current**
   
   The peak supply current might flow in the case of certain bus failure conditions for a certain time and has an impact on the power supply buffering.

The V\textsubscript{CC} supply of the transceiver is recommended to support the characteristics shown in Table 1. These values have to be considered when calculating the thermal load of the required voltage regulator and the required bypass capacitor.

Table 1. Average and peak supply currents in normal and worst case

<table>
<thead>
<tr>
<th>Condition</th>
<th>TJA1050</th>
<th>PCA82C250</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Average ( I_{\text{VCC}} ) (50% duty cycle)</td>
<td>Peak ( I_{\text{VCC}} ) (Dominant, ( V_{\text{TXD}}=0 ) V)</td>
</tr>
<tr>
<td>Normal, 60 ( \Omega ) load</td>
<td>43 mA</td>
<td>75 mA</td>
</tr>
<tr>
<td>Worst case</td>
<td>60 mA</td>
<td>137 mA</td>
</tr>
<tr>
<td>(CANH to GND short)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5.2 Bypass capacitor

During the bit transition from recessive to dominant, extra supply current is required to drive the bus. It can be calculated as:

\[
\Delta I_{\text{CC}} = I_{\text{CC,dom}} - I_{\text{CC,rec}}
\]  \( \text{(1)} \)

where \( I_{\text{CC,dom}} \) denotes the supply current in dominant state, and \( I_{\text{CC,rec}} \) denotes the supply current in recessive state.

Due to limited regulation speed of voltage regulators, a bypass capacitor is required to keep the supply voltage V\textsubscript{CC} constant. Otherwise, V\textsubscript{CC} might leave its specified voltage range (5 V \( \pm \) 5 %) or at least show some oscillations due to the regulation behavior of the voltage regulator. These oscillations are highly unwanted because they will increase electromagnetic emission. When considering normal operation, a capacitor value of at least 100 nF is recommended for buffering. It is important to place the bypass capacitor close to the pin V\textsubscript{CC} and pin GND. Depending on the performance of the voltage regulator even higher capacitor values may be required.
6. Ground-offset aspects

Bus systems in automotive have to deal with ground-offsets between the various nodes. This means that each node can "see" different single-ended bus voltages on the bus lines according to their own ground level, whereas the differential bus voltage remains unaffected.

According to the data sheet of the TJA1050 Ref. 4 the maximum allowable single-ended voltage of CANH is +12 V, while the maximum allowable single-ended voltage of CANL is −12 V. With single-ended bus voltages within this range, it is guaranteed that the differential receiver threshold voltage lies between 0.5 V and 0.9 V. The allowable single-ended voltage range is known as the common mode range of the differential receiver.

Slightly exceeding the specified common mode range does not lead immediately to communication failures, but exceeding the range significantly has to be avoided. There is a limitation for tolerable ground-offsets. The relation between the common mode range and the maximum allowable ground-offset is illustrated in Figure 8 and Figure 9.

Figure 8 shows the case where the ground level of a transmitting node 2 lies above that of a receiving node 1. In this case the maximum allowable ground-offset corresponds to the maximum single-ended voltage of 12 V for CANH with respect to the ground level of the receiving node. The maximum allowable ground-offset can be derived from Figure 8 to be 8 V (GND\textsubscript{Trans} - GND\textsubscript{Rec}).
Figure 9 shows the case where the ground level of the sending node 1 lies below that of the receiving node 2. In this case the maximum allowable ground-offset corresponds to the minimum single-ended voltage of $-12 \text{ V}$ for CANL with respect to the ground level of the receiving node 2. The maximum allowable ground-offset can be derived from Figure 9 to be $-13 \text{ V}$ ($\text{GND}_{\text{Trans}} - \text{GND}_{\text{Rec}}$). As each node in a bus system acts temporarily as transmitter, the maximum allowable ground-offset for the TJA1050 between any two nodes is limited to $8 \text{ V}$.

In recessive bus state each node tries to pull the bus lines according to their biasing and ground level, resulting in an average recessive bus voltage. In the example of Figure 8 the recessive bus voltage is found to be around $6.5 \text{ V}$ with respect to the ground level of the receiving node and $-1.5 \text{ V}$ with respect to the ground level of the sending node.

The two examples in Figure 8 and Figure 9 indicate that ground-offsets in a bus system significantly disturb the symmetrical character of CANH and CANL with respect to the recessive voltage level. This implies the generation of unwanted common mode signals, which increase electromagnetic emission. Since emission is very sensitive towards ground-offsets, appropriate system implementation has to prevent ground-offset sources.

![Figure 9. Ground level of the transmitting node 1 lies below that of the receiving node 2](image-url)
7. Unpowered transceiver

Today, automotive applications can be divided into systems, which are active only when ignition is on, and applications, which also have to work even when ignition is off, e.g. when the car is parked. This imposes a kind of partial networking realized by power supply either via clamp-15 (ignition) or clamp-30 (battery). Nodes at clamp-15 are unpowered when ignition is off, while nodes at clamp-30 are permanently supplied. A typical power supply configuration is shown in Figure 10.

The above mentioned partial networking concept requires that unpowered clamp-15 transceivers must not degrade the system performance. Reverse currents flowing from the bus into unpowered transceivers have to be as low as possible. The TJA1050 is optimised with respect to low reverse currents and is designed for clamp-15 nodes.

Transceivers have to deal with the following issues when unpowered:

- Asymmetrical Biasing of the Common Mode Signal
- RXD Dominant Clamping
- Backward Supply towards $V_{CC}$

These issues will be discussed in the following chapters.

7.1 Asymmetrical biasing of the common mode voltage

In principle, a circuit like the one in Figure 11 provides symmetrical biasing of the common mode voltage with respect to the bus voltage levels in dominant state. In recessive state the bus voltages are biased to the symmetry voltage of $V_{CC}/2$.

In an unpowered situation this internal biasing circuit is the reason for significant reverse currents flowing from each bus line into the transceiver. As a result, the DC voltage level in recessive state and the common mode voltage falls below the symmetry voltage of $V_{CC}/2$. 
The TJA1050 has been designed to draw almost no current from the bus in the unpowered case. Compared to the PCA82C250, reverse currents can be reduced by a factor of about 10.

The example of earlier transceivers showing significant reverse currents is illustrated in Figure 12. It shows the single-ended bus voltages of CANH and CANL at the start of a frame. The corresponding common mode voltage is also indicated.

![Fig 11. Standard biasing circuit of a receiver input](image)

After a long recessive bus state (bus idle) the common mode voltage is found significantly below the nominal value of $V_{CC}/2$. With the first dominant bit of a CAN frame (Start of Frame bit), the common mode voltage recovers. Due to a relatively large common mode resistance, there is no significant common mode voltage drop for recessive bus states within a CAN frame. That means that sharp common mode signals only appear at the start of CAN frames with their repetition frequency. These common mode signals increase the electromagnetic emission. The frequency of the dominant first harmonics is related to the repetition frequency of transmitted CAN frames. Due to very low reverse currents an unpowered TJA1050 transceiver will not degrade the emission performance.

![Fig 12. Bus voltages for earlier transceivers showing significant reverse currents](image)

The effect of asymmetrical biasing of the common mode voltage becomes more visible, the more unpowered nodes are present within the system (larger total reverse currents). If there is a large number of unpowered nodes, it is recommended to additionally stabilize the nominal common mode voltage of $V_{CC}/2$ with an external biasing circuit in order to achieve an optimum EMC performance. Figure 13 illustrates the external biasing circuit,
formed by the resistors R1 and R2, together with the split termination. The resistor values of R1 and R2 (respectively RT/2) should match in pairs as close as possible. A reasonable value range for R1 and R2 is from 1 kΩ to 2 kΩ. The presented external biasing concept is only applicable to clamp-30 nodes because they are always powered.

7.2 RXD dominant clamping

Another important issue with respect to an unpowered transceiver is illustrated in Figure 14. There are applications known where the transceiver is unpowered in order to achieve low power consumption, while the microcontroller/CAN-controller remains powered and is put into its Standby mode.

Normally, transceivers are pulling RXD to GND if unpowered, thus clamping RXD to dominant level. This will be recognised by the CAN-controller as a continuous wake-up signal. So it is not possible to put the CAN-controller into its Standby mode when the transceiver is unpowered.

The TJA1050 overcomes this RXD dominant clamping by making the RXD-pin floating in the unpowered case. Now an integrated RXD pull-up resistor in the CAN-controller is sufficient to pull RXD recessive. It is also possible to add an external pull-up resistor if desired.
7.3 Backward supply towards $V_{CC}$

Reverse currents flowing into unpowered transceivers generally provide an unwanted backward supply towards $V_{CC}$. This might cause some unwanted behavior. Considering a situation where the transceiver is unpowered while the microcontroller/CAN-controller remains powered, there are four main reverse current paths possible:

- Reverse currents from a HIGH level at RXD to $V_{CC}$
- Reverse currents from a HIGH level at TXD to $V_{CC}$
- Reverse currents from a HIGH level at pin S to $V_{CC}$
- Reverse currents from the bus lines to $V_{CC}$ and GND

The first three paths have been eliminated completely with the TJA1050. Reverse currents from the bus lines have been reduced significantly. As a result, the possible backward supply voltage at $V_{CC}$ lies significantly below that of the PCA82C250. It is expected that the remaining backward supply voltage is not capable of initiating some undefined behavior of devices supplied by the same $V_{CC}$. 
8. Replacing the PCA82C250 with the TJA1050

Because of a general pin and functional compatibility, an easy migration of existing PCA82C250 applications towards the TJA1050 is possible. Using the TJA1050 instead of the PCA82C250 in existing bus systems needs consideration of two different aspects: interoperability and compatibility. Interoperability means the ability of the PCA82C250 and the TJA1050 to work together in the same bus network, while the term compatibility includes issues like pinning, operation modes, supply voltage range, interfacing to the bus and to the CAN-controller, external circuits, etc.

Since both the PCA82C250 and TJA1050 are compatible with the ISO11898 standard, it is guaranteed that both transceivers are interoperable and are able to work together in the same bus network. Compatibility issues are discussed in the following subchapters.

8.1 Pinning

The PCA82C250 and TJA1050 have the same pinning. PCBs which had been initially developed for the PCA82C250 can be used in most cases for the TJA1050 as well.

8.2 Operation modes

Both transceivers use pin 8 for mode selection. The Slope control mode of the PCA82C250 is not supported by the TJA1050. A resistor at pin 8 formerly used in PCA82C250 applications to adjust the slope is not needed. A HIGH signal at pin 8 activates the Standby mode in the case of the PCA82C250 with reduced current consumption, Ref. 5. Similar to this Standby mode, now the Silent mode of the TJA1050 offers the possibility of disabling the transmitter without reducing the current consumption. It will be selected in the same way with a HIGH at pin 8. Both transceivers are set to High speed mode with a LOW at pin 8.

8.3 Slope control resistor

Whether the slope control resistor has to be removed depends on the application. There are two different cases:

1. If the slope resistor is directly connected to GND, this resistor does not need to be removed.
2. If the slope resistor is connected to an output port of the microcontroller allowing the previous application to switch between Slope control and Standby mode (with the PCA82C250), this resistor has to be removed in order to allow switching between High speed and Silent mode (with the TJA1050).

8.4 Interfacing

Interfacing to the controller is performed as usual via the serial digital input TXD and the output RXD. Notice that the TXD and pin S input thresholds have been decreased in order to guarantee that 3.3 V supplied controllers are able to drive the inputs of the TJA1050. Conventional 5 V supplied controllers are supported as usual. Table 2 summarizes the compatibility issues, which have to be taken into account when replacing the PCA82C250 with the TJA1050.
9. Bus network aspects

This chapter deals with items like the maximum number of nodes, the maximum bus line length and topology aspects. The topology appears to have a significant influence on the system performance.

9.1 Maximum number of nodes

The number of nodes, which can be connected to a bus, depends on the minimum load resistance a transceiver is able to drive. The TJA1050 transceiver provides an output drive capability down to a minimum load of \( R_{L,\text{min}} = 45 \, \Omega \) for \( V_{CC} > 4.75 \, V \). The overall bus load is defined by the termination resistance \( R_T \), the bus line resistance \( R_W \) and the transceiver’s differential input resistance \( R_{\text{diff}} \). The DC circuit model of a bus system is shown in Figure 15. For worst case consideration the bus line resistance \( R_W \) is considered to be zero. This leads to the following relations for calculating the maximum number of nodes:

\[
\frac{R_{T,\text{min}} \times R_{\text{diff,\text{min}}}}{n_{\text{max}} \times R_{T,\text{min}} + 2R_{\text{diff,\text{min}}}} > R_{L,\text{min}} \tag{2}
\]

Rearranged to \( n_{\text{max}} \):

\[
n_{\text{max}} < \frac{R_{\text{diff,\text{min}}} \times \left( \frac{1}{R_{L,\text{min}}} - \frac{1}{R_{T,\text{min}}} \right)}{2} \tag{3}
\]
Table 3 gives the maximum number of nodes for two different termination resistances. Notice that connecting a large number of nodes requires relatively large termination resistances.

Table 3. Maximum number of nodes

<table>
<thead>
<tr>
<th>Transceiver</th>
<th>$R_{\text{Diff.min}}$ (kΩ)</th>
<th>$V_{\text{CC.min}}$ (V)</th>
<th>$R_{\text{L.min}}$ (Ω)</th>
<th>Number of Nodes ($R_{\text{T.min}}=118$ Ω)</th>
<th>Number of Nodes ($R_{\text{T.min}}=130$ Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TJA1050</td>
<td>25</td>
<td>4.75</td>
<td>45</td>
<td>131</td>
<td>170</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4.9</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>171</td>
<td>217</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>105</td>
<td>136</td>
</tr>
<tr>
<td>PCA82C250</td>
<td>20</td>
<td>4.9</td>
<td>45</td>
<td>105</td>
<td>136</td>
</tr>
</tbody>
</table>

9.2 Maximum bus line length

The maximum achievable bus line length in a CAN network is determined essentially by the following physical effects:

1. The loop delays of the connected bus nodes (CAN controller, transceiver, etc.) and the delay of the bus line
2. The relative oscillator tolerance between nodes
3. The signal amplitude drop due to the series resistance of the bus cable and the input resistance of bus nodes (for a detailed description refer to Ref. 7)

Effects 1 and 2 determine a value for the maximum bus line length with respect to the CAN bit timing Ref. 6. Effect 3, on the other side, determines a value with respect to the output signal drop along the bus line. The minimum of the two values has to be taken as the actual maximum allowable bus line length. As the signal drop is only significant for very long lengths, effect 3 can often be neglected for high data rates.
Table 4. Maximum bus line length for some standards and the TJA1050

<table>
<thead>
<tr>
<th>Specification</th>
<th>Data rate</th>
<th>500 kbit/s</th>
<th>250 kbit/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAE J2284</td>
<td></td>
<td>30 m</td>
<td>-</td>
</tr>
<tr>
<td>DeviceNet</td>
<td></td>
<td>100 m</td>
<td>250 m</td>
</tr>
<tr>
<td>TJA1050</td>
<td></td>
<td>107 m</td>
<td>270 m</td>
</tr>
</tbody>
</table>

Table 4 gives the maximum bus line length for the bit rates 500 kbit/s and 250 kbit/s, along with values specified in some standards associated to CAN. The calculation is based on effects 1 and 2 assuming an oscillator tolerance of better than 0.15%. Notice that the stated values only apply for a well-terminated linear topology. Bad signal quality because of improper termination can lower the maximum allowable bus length.

9.3 Topology aspects

The topology describes the wiring harness structure. Typical structures are linear, star- or multistar-like. In automotive, shielded or unshielded twisted pair cable usually functions as a transmission line. Transmission lines are generally characterized by the length-related resistance $R_{\text{Length}}$, the specific line delay $t_{\text{delay}}$ and the characteristic line impedance $Z$.

Table 5 shows the physical media parameters specified in the ISO11898 and SAE J2284 standard Ref. 8. Notice that SAE J2284 specifies the twist rate in addition.

Table 5. Physical media parameters of a pair of wires (shielded or unshielded)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Notation</th>
<th>Unit</th>
<th>ISO11898</th>
<th>SAE J2284</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Nom</td>
</tr>
<tr>
<td>Impedance</td>
<td>$Z$</td>
<td>$\Omega$</td>
<td>95</td>
<td>120</td>
</tr>
<tr>
<td>Length-related resistance</td>
<td>$R_{\text{Length}}$</td>
<td>m$\Omega$/m</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>Specific line delay</td>
<td>$t_{\text{delay}}$</td>
<td>ns/m</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>Twist rate</td>
<td>$r_{\text{twist}}$</td>
<td>twist/m</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

9.3.1 Ringing due to signal reflections

Transmission lines must be terminated with the characteristic line impedance, otherwise signal reflections will occur on the bus causing significant ringing. The topology has to be chosen such that reflections will be minimized. Often the topology is a trade-off between reflections and wiring constraints.

CAN is well prepared to deal with reflection ringing due to some useful protocol implementations:

1. Only recessive to dominant transitions are used for resynchronization.
2. Resynchronization is allowed only once between two sample points, and only if a recessive bit was sampled.
3. The sample point is programmable to be close to the end of the bit time.
9.3.2 Linear topology

Generally the high speed CAN standard ISO11898 defines a single line structure as network topology. The bus line is terminated at both ends with a single termination resistor. The nodes are connected via unterminated drop cables or stubs to the bus. To keep the ringing duration short compared to the bit time, the stub length should be as short as possible. For example the ISO11898 standard limits the stub length to 0.3 m. The corresponding SAE standard, J2284, recommends keeping the stub length below 1 m. To minimize standing waves, ECUs should not be placed equally spaced on the network and cable tail lengths should not all be the same length Ref. 8. Table 6 along with Figure 16 illustrates the topology requirements of the SAE J2284 standard.

![Fig 16. Topology requirements of SAE J2284](image)

In practice some deviation from the stringent topology proposals might be necessary, because longer stub lengths are needed. Essentially the maximum allowable stub length depends on the bit timing parameters, the trunk cable length and the accumulated drop cable length. For a rule of thumb calculation of the maximum allowable stub length refer to Ref. 7.

The star topology is neither covered by ISO11898 nor by SAE J2284. However, it is sometimes used in automotive applications to overcome wiring constraints within the car. Generally, the signal integrity suffers from a star topology compared to a linear topology. It is recommended to prove the feasibility of a specific topology in each case by simulations or measurements on a system setup.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Unit</th>
<th>Minimum</th>
<th>Nominal</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECU Cable Stub length</td>
<td>L1</td>
<td>m</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>In-Vehicle DLC Cable Stub Length</td>
<td>L2</td>
<td>m</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>Off-Board DLC Cable Stub Length</td>
<td>L3</td>
<td>m</td>
<td>0</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>Distance between any two ECUs</td>
<td>d</td>
<td>m</td>
<td>0.1</td>
<td>-</td>
<td>30</td>
</tr>
</tbody>
</table>

Ref. 8. Table 6 along with Figure 16 illustrates the topology requirements of the SAE J2284 standard.
10. Abbreviations

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAN</td>
<td>Controller Area Network</td>
</tr>
<tr>
<td>Clamp-15</td>
<td>ECU architecture, battery supply line after the ignition key, module is temporarily supplied by the battery only (ignition key on)</td>
</tr>
<tr>
<td>Clamp-30</td>
<td>ECU architecture, direct battery supply line before the ignition key, module is permanently supplied by the battery</td>
</tr>
<tr>
<td>ECU</td>
<td>Electronic Control Unit</td>
</tr>
<tr>
<td>EMC</td>
<td>Electromagnetic Compatibility</td>
</tr>
<tr>
<td>EME</td>
<td>Electromagnetic Emission</td>
</tr>
<tr>
<td>EMI</td>
<td>Electromagnetic Immunity</td>
</tr>
<tr>
<td>FMEA</td>
<td>Failure Mode and Effects Analysis</td>
</tr>
<tr>
<td>SOI</td>
<td>Silicon On Insulator</td>
</tr>
</tbody>
</table>

11. References

12. Legal information

12.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

12.2 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

12.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
13. Contents

1 Introduction .................................. 3
2 General application of high speed CAN transceiver ................. 4
3 The TJA1050 ................................... 7
  3.1 Features ..................................... 7
  3.2 Operation modes .............................. 7
  3.2.1 High speed mode .............................. 7
  3.2.2 Silent mode ................................. 7
  3.2.2.1 "Babbling idiot" protection .................. 8
  3.2.2.2 Listen-only mode ........................... 8
  3.3 TXD dominant timeout ........................... 8
  3.4 Compatibility with 3.3 V devices ........................ 8
4 EMC and ESD aspects .................................. 9
  4.1 Split termination concept ........................... 9
  4.2 Common mode choke ............................. 10
  4.3 ESD Protection ................................. 11
5 Power supply and recommended bypass capacitor ...................... 12
  5.1 Average and peak supply current .......................... 12
  5.2 Bypass capacitor .................................. 12
6 Ground-offset aspects .................................. 13
7 Unpowered transceiver ................................ 15
  7.1 Asymmetrical biasing of the common mode voltage ................. 15
  7.2 RXD dominant clamping ................................ 17
  7.3 Backward supply towards VCC .......................... 18
8 Replacing the PCA82C250 with the TJA1050 .......................... 19
  8.1 Pinning .......................................... 19
  8.2 Operation modes ................................. 19
  8.3 Slope control resistor .............................. 19
  8.4 Interfacing ....................................... 19
9 Bus network aspects .................................. 20
  9.1 Maximum number of nodes ................................ 20
  9.2 Maximum bus line length ............................ 21
  9.3 Topology aspects .................................. 22
  9.3.1 Ringing due to signal reflections ...................... 22
  9.3.2 Linear topology .................................. 23
10 Abbreviations ..................................... 24
11 References ....................................... 24
12 Legal information .................................... 25
  12.1 Definitions ..................................... 25
  12.2 Disclaimers ...................................... 25
  12.3 Trademarks ...................................... 25
13 Contents ......................................... 26