Abstract
This application note deals with the smart card interface integrated circuit TDA8024. The general characteristics are presented and different application examples are described.
Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Introduction

TDA8024 is a smart card interface device making the electrical interface between a micro controller and a smart card. This device supports mainly asynchronous cards (micro controller based IC cards). This device a direct derivative of the TDA8004 and is pin to pin compatible (precautions have to be taken for PORadj pin). New features have been added in order to be compliant with EMV specification.

The electrical characteristics of TDA8024 are in accordance with NDS requirements (IRD Electrical Interface Specifications doc n° LC-T056) but also comply with ISO7816-3 and E.M.V. (Europay, Mastercard, Visa) normalisation.

TDA8024 can be used in various applications such as pay-TV, point of sales terminals (P.O.S.), public phone, vending machines, and a lot of conditional access applications (i.e. internet,...).

This device does not support smart cards with a programming voltage (VPP) greater than 5V, because new generation of IC cards does not need such a feature (EEPROM based smart cards).

1.1 Main features

- One protected I/O line and two protected auxiliary lines (AUX1 and AUX2) that can be used as standards I/O lines (same internal structure) or that can be used to drive the C4 or C8 contacts in synchronous applications for example.
- VCC regulation 3V/5V +/-5% with Icc max = 80mA, with current limitation (120mA) in case of short circuit.
- Clock generation (up to 20MHz on the smart card side) with different possible configurations
- Automatic activation and deactivation sequences through an independent internal clock.
- Overload, thermal and card take off protections.
- ESD protections on smart card side (>6kV).
- Asynchronous cards supported.
- Supply voltage from 2.7V to 6.5V with supervision adjustable.
- Supply voltage from 4V to 6.5V for the step up converter (VDDP).
- Built in 10ms de-bouncing on card presence contacts.

This device is proposed in SO28 package and also in TSSOP28 package. The pinning of the TSSOP28 is identical to the SO28 one.
The block diagram of this circuit is presented on the next figure and all the internal blocks will be described in the coming paragraphs.

Fig 1. Block diagram
2. Block overview

2.1 Power supply and voltage supervisor

The power supply pins are VDD and GND for the core, and VDDP and GNDP for the smart card power supply. VDD shall be in the range of 2.7V to 6.5V. At power on, the logic is held in reset state until VDD reaches the voltage supervisor threshold VTH2 (2.45V typ. value). A voltage supervisor is integrated in order to secure the smart card if the power supply drops below the threshold voltage. It is possible to add external resistor in order to change supervisor threshold.

Important note: In some rare cases, linked to the board design and chip environment, the logic circuitry can be in an undefined state if Vdd is missing which can lead to an overconsumption. In order to avoid this, Vdd must be raised before Vddp.

2.2 Step up converter

2.2.1 Principle of the step up converter

The step up converter is intended to deliver either a regulated +5V or +3V on the VCC pin when the card is activated whatever the supply voltage on Vddp is within the range 4V to 6.5V. This step up converter needs a specific supply voltage VDDP that shall be within the range from 4V to 6.5V. This pin needs a close discoupling capacitor. This step up is from doubler type and is working with an internal oscillator running at 2.5MHz and needs two external capacitors in order to operate properly. A 100nF capacitor is necessary between pins S1 and S2 and another 100nF capacitor is needed between pin VUP and GND. These capacitors shall be placed as close as possible to the pins of the integrated circuit, in order to have a better efficiency and to avoid pollution on others signals.

2.2.2 Current consumption

The current Iddp depends on the implementation. However, it is possible to approximately estimate its typical value. The step converter can be in a mode called voltage follower with the following cases:

- VCC= 5 V and VDDP> 5.8 V
- VCC= 3 V and VDDP> 4.1 V

In this case, Iddp is the same as Icc (card current), plus around 10mA.

For the following cases, the step converter is in a mode called voltage doubler:

- VCC= 5 V and VDDP< 5.7 V
- VCC= 3 V and VDDP< 4.0 V

In voltage doubler mode, Iddp is twice Icc plus few mA (yield losses).
In the following table value example for the CAKE8024 daughterboard

Table 1. Example of Iddp values in function of Icc in voltage doubler mode

<table>
<thead>
<tr>
<th>Icc</th>
<th>Iddp typical</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 mA</td>
<td>10 mA</td>
<td></td>
</tr>
<tr>
<td>35 mA</td>
<td>80 mA</td>
<td></td>
</tr>
<tr>
<td>80 mA</td>
<td>200 mA</td>
<td></td>
</tr>
<tr>
<td>150 mA</td>
<td>340 mA</td>
<td>Lasts around 100µs (250µs max.) before deactivation</td>
</tr>
</tbody>
</table>

2.3 Clock circuitry

The clock signal CLK can be applied to the smart card through two different ways:
1- Generation of the card clock by the means of crystal oscillator (2 to 26MHz) or resonator tied to XTAL1 and XTAL2 pin.
2- Use of an external signal applied on XTAL1 pin (XTAL2 being left open).

CLKDIV1 and CLKDIV2 pins are programming different clock frequencies on CLK output as shown on the following table:

Table 2. Clock frequency programming

<table>
<thead>
<tr>
<th>CLKDIV1</th>
<th>CLKDIV2</th>
<th>CLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>XTAL/8</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>XTAL/4</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>XTAL/2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>XTAL</td>
</tr>
</tbody>
</table>

A special circuitry has been built so that any frequency change on CLK during a session is made without any spurious pulses as mentioned in the ISO7816-3 normalisation.
The following figure shows the synchronous frequency change during a session.

![Diagram of synchronous frequency change during a session]

The duty cycle is in the range 45%, 55% of the period during stable operation. Rise and fall times of the CLK signal are 16ns maximum which allows to be fully compliant with the E.M.V. specification with a 5 MHz signal on CLK (tr, tf <8% of the period).

### 2.4 VCC generation

This output pin is used to supply VCC to the IC card. For an average current of less than 80mA, the active level of VCC is in the range of 4.75V/ 5.25V. In case of current pulses, (dynamic loads) VCC remains between 4.5V and 5.5V for a maximum load of 40nAs. When VCC is shorted to ground Icc is limited to 120mA and if during normal operation Icc exceeds 90mA (overload detection), an automatic deactivation is performed.

The slew rate of VCC at power on is 0.18V/µs.

Two decoupling capacitors of 100nF are necessary on VCC pin; one shall be placed close to the VCC pin of the integrated circuit and the other shall be placed as close as possible of the VCC contact of the smart card socket. With such a decoupling system, the NDS requirements for VCC behaviour with fast transients are fulfilled.
2.5 Logic circuitry

The logic block is built with a sequencer that enables or disables the different signals whatever the circuit mode is. It manages all the activation and deactivation phases.

2.5.1 Activation sequence

An activation sequence is initiated by setting the pin CMDVCCN to low level. The internal sequencer drives the following sequence:

1- Step up converter starts.
2- VCC rises from 0 to +5V (or from 0 to +3V).
3- I_O, AUX1, AUX2 are enabled
4- CLK is sent (by setting RSTIN to low level).
5- RST is enabled.

If RSTIN is switched from high to low level between the t3 and t5 window, it will automatically make CLK start at the same time; this allows a proper count of the clock cycles for the answer to reset procedure.

2.5.2 Deactivation sequence

When a communication is completed, the host microcontroller sets the CMDVCCN line to high level and the circuit starts an automatic deactivation sequence.

1- RST goes to low level.
2- CLK is stopped.
3- I_O, AUX1, AUX2 are pulled low.
4- VCC falls to low level.
5- VUP falls to zero.

This deactivation sequence is completed in 100µs maximum.

2.5.3 Protection

The following fault conditions are monitored by the circuit:

- short circuit or current overload on VCC
- card removal during a transaction
- overheating problem
- supply voltage (VDD) dropping
- $V_{DDP}$ too low, or current from VUP too high

When one of the five conditions occurs the circuit pulls the OFFN line to low level and a deactivation sequence is automatically processed.

If either the fourth or the fifth condition occurs, a deactivation sequence is automatically processed; the host controller has to wait at least 10 ms before starting a new activation.

When the deactivation sequence is completed, the OFFN line is reset to its high level by setting CMDVCCN to high level except if the card has been taken off.
2.5.4 Presence detection

The PRES or PRESN contacts are giving the card presence information (to the TDA8024) when they are connected to the switch of the card reader socket. These pins are in the inactive state when they are open and there is a logic OR between these two signals. So the unused pin can be left open. The presence card information is then given to the host controller by the means of the OFFN pin and a built in 10 ms de-bouncing is automatically perform.

2.5.4.1 Card insertion

On TDA8024 a card insertion is determined by the fact that OFFN is rising from low to high level; depending on the type of presence card contact of the card reader no software de-bouncing is necessary on the OFFN signal. On the example below, we can see the delay between the rising edge of PRES pin and the rising edge of OFFN.

![Fig 3. Delay between the rising edge of PRES pin and the rising edge of OFFN](image-url)
2.5.4.2 Card removal

In case of card removal the OFFN pin will switch from high level to low level and TDA8024 deactivates securely the card. If CMDVCCN is set back to high level 260µs after OFFN has gone low and if OFFN stays low, we can deduce that the card has been removed.

Fig 4. Card deactivation while card is removed
**Hardware problem** (over current on VCC, short circuit, over temperature)

During a card session, if a hardware problem occurs, the OFFN pin will be set automatically to low level and the card securely deactivated. If CMDVCCN is set back to high level 260µs after OFFN has gone low and if OFFN goes back high, we can deduce that a hardware problem has occurred.

On the example below, trace 1 shows OFFN and trace 2 shows CMDVCCN.

![Example of hardware problem during card session](image)

**Remark:**
The minimum timing for setting CMDVCCN back high after OFFN has gone low is dependent on hardware design and must be at least 260 µs long.
2.6 I/O, AUX1 and AUX2 lines

On TDA8024 one I/O line is available but also two auxiliary lines that can either be used as standards I/Os or that can be used to drive the C4 and C8 contacts in synchronous cards applications. These lines are referenced to VDD on the micro controller side (so that 3V operation is possible), and on the card side the lines are referenced to VCC.

2.7 PORadj line

When connected to ground, the voltage supervisor threshold if set to Vth2 + Vhys2 and a reset pulse of 10 ms is generated by the supervisor.

If an external resistor bridge is connected to this pin (R1 to GND, R2 to VDD) then the following formula will give the new threshold:

Vth2ext rise = (1+R2/R1)(Vbg+ Vhysext/2),
Vth2ext fall = (1+R2/R1)(Vbg - Vhysext/2),
where Vbg=1.25V typ, and Vhysext=60mV typ)

The reset pulse generated by the supervisor is set to 20 ms.

Warning:
When the PORadj pin is not used, it is strongly recommended to tie the PORadj pin to GND so that this pin should not be sensitive to noise, otherwise an unexpected reset of the device can occur.
## 3. Pinning and pin function of TDA8024T or TDA8024TT

TDA8024 is available in SO28 or TSSOP28 package.

The following table gives the pin function:

<table>
<thead>
<tr>
<th>PIN</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CLKDIV1</td>
<td>Control input for CLK frequency selection</td>
</tr>
<tr>
<td>2</td>
<td>CLKDIV2</td>
<td>Control input for CLK frequency selection</td>
</tr>
<tr>
<td>3</td>
<td>5V/3V_N</td>
<td>Card VCC control, 5V when high, 3V when low</td>
</tr>
<tr>
<td>4</td>
<td>GNDP</td>
<td>Ground for the step up converter part</td>
</tr>
<tr>
<td>5</td>
<td>S2</td>
<td>Capacitance for step up converter (connected to S1 via 100nF)</td>
</tr>
<tr>
<td>6</td>
<td>VDDP</td>
<td>Supply voltage for step up converter</td>
</tr>
<tr>
<td>7</td>
<td>S1</td>
<td>Capacitance for step up converter (connected to S2 via 100nF)</td>
</tr>
<tr>
<td>8</td>
<td>VUP</td>
<td>Output from step up converter (connected to ground via 100nF)</td>
</tr>
<tr>
<td>9</td>
<td>PRES_N</td>
<td>Card presence contact (Active Low)</td>
</tr>
<tr>
<td>10</td>
<td>PRES</td>
<td>Card presence contact (Active High)</td>
</tr>
<tr>
<td>11</td>
<td>I_O</td>
<td>Data line from/to the smart card</td>
</tr>
<tr>
<td>12</td>
<td>AUX2</td>
<td>Auxiliary data line from/to the smart card</td>
</tr>
<tr>
<td>13</td>
<td>AUX1</td>
<td>Auxiliary data line from/to the smart card</td>
</tr>
<tr>
<td>14</td>
<td>GNDC</td>
<td>Ground for card signals</td>
</tr>
<tr>
<td>15</td>
<td>CLK</td>
<td>Clock output to the smart card</td>
</tr>
<tr>
<td>16</td>
<td>RST</td>
<td>Reset output to the smart card</td>
</tr>
<tr>
<td>17</td>
<td>VCC</td>
<td>Smart card supply voltage (discoupling 100nF mandatory)</td>
</tr>
<tr>
<td>18</td>
<td>PORadj</td>
<td>Supervisor threshold; connected to GND if not used</td>
</tr>
<tr>
<td>19</td>
<td>CMDVCC_N</td>
<td>Control for smart card activation (Active Low)</td>
</tr>
<tr>
<td>20</td>
<td>RSTIN</td>
<td>Control input for RST management</td>
</tr>
<tr>
<td>21</td>
<td>VDD</td>
<td>Supply voltage</td>
</tr>
<tr>
<td>22</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>23</td>
<td>OFF_N</td>
<td>Open drain NMOS interrupt to microcontroller (Active Low)</td>
</tr>
<tr>
<td>24</td>
<td>XTAL1</td>
<td>Crystal connexion or input for external clock</td>
</tr>
<tr>
<td>25</td>
<td>XTAL2</td>
<td>Crystal connexion</td>
</tr>
<tr>
<td>26</td>
<td>I_OµC</td>
<td>Data line from/to the microcontroller</td>
</tr>
<tr>
<td>27</td>
<td>AUX1µC</td>
<td>Auxiliary data line from/to the microcontroller</td>
</tr>
<tr>
<td>28</td>
<td>AUX2µC</td>
<td>Auxiliary data line from/to the microcontroller</td>
</tr>
</tbody>
</table>
Fig 6. Pinning of TDA8024 or TDA8024TT
4. Smart card interface application

4.1 Introduction

The main applications for TDA8024 are pay TV (multistandards Conditional Access Systems) but also multipurpose card readers such as in banking applications, public phone, vending machines, PC terminals or keyboards. Different application examples are given in the coming paragraphs.

4.2 External components

The basic external components for TDA8024 are:

- a crystal oscillator plus 2 capacitors for clock generation.
- a 100nF capacitor on VUP
- a 100nF capacitor between S1 and S2
- 2x100nF capacitors on VCC; one close to pin 17, the other close to the VCC contact of the card reader socket.
- 2 discoupling capacitors 100nF plus 10µF (polarised) between VDD and GND
- 2 discoupling capacitors 100nF plus 10µF (polarised) between VDDP and GND

For layout considerations the discoupling capacitors on VDDP must be as close as possible of VDDP pin and the other capacitors (on VUP, S1, S2) must be as close as possible of the IC pins.

The 100nF capacitors on VUP, S1, S2 and VCC must be low ESR capacitors.
4.3 Activation of TDA8024

4.3.1 Asynchronous application

An activation is possible if a smart card is present (OFFN high).

Then CMDVCCN has to be set to low level; a transition on RSTIN in the t3, t5 window will make CLK start at the same time. It is advised to switch RSTIN pin from high level to low level, 140µs after CMDVCCN has been set to low level, in order to allow a precise count of the 40000 clock cycles by the host controller.

Figure below shows this activation phase:

![Activation Phase Diagram]

Another possibility is to start the activation by holding the XTAL1 line low (at least during 220µs); so the count of the CLK cycles can start as soon as the clock is present on XTAL1 and also on CLK line as presented on the following figure.
4.3.2 Application for asynchronous cards with the ICAM V2 from NDS

A pay TV application of TDA8024 for asynchronous smart cards is presented on Fig 9.

All the commands lines are directly driven by NDS device. AUX1 and AUX2 lines are used to drive the C4 and C8 contacts. On the smart card socket, the C6 contact (VPP) is connected to the C1 contact (VCC) in order to be able to drive smart cards that require a +5V on VPP during a writing phase.

A reference layout has been made for this application (on a dual sided pcb) and is given in Annex 1.

The layout recommendations are the following:
Use low ESR capacitors for the step up converter (capacitors C3, C4).
Place the 220nF capacitor (C1) as close as possible of the contact C11 of the card reader.

It is recommended to implement a GND line between CLK line and RST line in order to avoid cross talk form CLK on RST line.

Fig 8. Start the activation by holding the XTAL1 line
Fig 9. Pay TV application of TDA8024 for asynchronous smart cards

In this case the clock signal is coming from the NDS device and so the CLK frequency has been programmed as XTAL/1.
4.3.3 Standard asynchronous application

Fig 10. Standard asynchronous application example
4.3.4 Application with security modules

Some applications such as banking applications require that a smart card having some security features concerning the application is permanently inserted in the smart card reader. These Security Access Modules are characterising the application and the terminal, and depending of the number of applications that is supported by the terminal, there can be more than one in the terminal.

For an application with a single SAM, it is possible to use a single TDA8024 if the customer card is asynchronous only. TDA8024 is supervising only the presence of the customer card, the SAM card being supposed to be ever present. The communication with the customer card is made via the standard I/O line and the communication with the SAM is made via the AUX1 line that can be considered as a second standard I/O line. The controller can switch from one to the other by the means of the multiplexer. Both cards are activated at the same time, and in order to get the different ATRs, a cold reset can be done with the first card and then a second warm reset is made with the SAM after having switched the I/O line.

Fig 11 displays an application where there are 2 security modules and one customer card. For that 1TDA8007B and 1TDA8024 are necessary; the TDA8007B is driving the 2 SAMs via the I/O1, I/O2, and the TDA8024 is driving the customer card via the 3rd slot of the TDA8007B. This is a very safe solution and a few number of external components are necessary (i.e. one single crystal oscillator).

In all these applications any asynchronous protocol (T=0, T=1) can be used because TDA8024 is protocol transparent on the I/O lines. The protocol management is made by software in the remote controller.
Fig 11. Application where there are 2 security modules and one customer card with a TDA8007B
5. Conclusion

TDA8024 is a complete low power smart card interface that complies with ISO7816-3 and E.M.V. requirements. It is very suitable for many applications (pay-TV, banking, P.O.S., PC applications).

This device is recommended by News Digital Systems for any pay TV application using their conditional access system.
6. Appendixes

The following annex refers to the TDA8004 but is still valid for the TDA8024 (except that PORadj pin should be connected to GND. Pin RFU1 becomes 3V/5VN and there is no possibility to modify the supervisor threshold.
Appendix 1: TDA8024TT reference layout (CAKE8024_12_D)

Fig 12. CAKE8024_12_D Schematic
Fig 13. Cake8024_12_D PCB112-1 Component top side
Fig 14. Cake8024_12_D PCB122-1 Components bottom side
Fig 15. Cake8024_12_D PCB1122-1 TOP LAYER
Fig 16.  Cake8024_12_D PCB1122-1 BOTTOM LAYER
### Table 4. Bill of Materials for Cake8024_12_D

<table>
<thead>
<tr>
<th>Count</th>
<th>Reference</th>
<th>Geometry</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>C3, C4, C5, C6, C8</td>
<td>c0603</td>
<td>100nF Capacitor X7R 0603 16V, 5%</td>
</tr>
<tr>
<td>1</td>
<td>C7</td>
<td>c0603</td>
<td>200nF Capacitor X7R 0603 16V, 10%</td>
</tr>
<tr>
<td>2</td>
<td>C2, C9</td>
<td>c0603</td>
<td>33pF Capacitor COG 0603 50V, 5%</td>
</tr>
<tr>
<td>1</td>
<td>C1</td>
<td>cap_320x160x160_a</td>
<td>10uF, Tantalum capacitor</td>
</tr>
<tr>
<td>2</td>
<td>ST1, ST4</td>
<td>cav_254_bar2md</td>
<td>Wire to board + Jumper</td>
</tr>
<tr>
<td>1</td>
<td>J2</td>
<td>con_bar_254_2x4_md</td>
<td>Bar2x4, Wire to board</td>
</tr>
<tr>
<td>1</td>
<td>J4</td>
<td>con_bar_254_2x5_md</td>
<td>Bar2x5, Wire to board</td>
</tr>
<tr>
<td>1</td>
<td>ST2</td>
<td>cav_1016</td>
<td>CAV_10.16, Jumper, 10.16mm</td>
</tr>
<tr>
<td>1</td>
<td>R5</td>
<td>r0603</td>
<td>Resistor Package CMS 603 1% 0.1W</td>
</tr>
<tr>
<td>1</td>
<td>Y1</td>
<td>xtal_hc49s_plot</td>
<td>Quartz, package HC49/S, N.C.</td>
</tr>
<tr>
<td>1</td>
<td>R6</td>
<td>r0603</td>
<td>Resistor Package CMS 603 1% 0.1W, N.C.</td>
</tr>
<tr>
<td>1</td>
<td>IC1</td>
<td>so28_sot136_1</td>
<td>TDA8024T, package:so28</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Circuit_imprime:BSX0190-1</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>Jumper_2.54mm:SAMTEC:SNT-100-BK-G</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>BULLE06:Jumper socket</td>
</tr>
</tbody>
</table>
7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an “as is” and “with all faults” basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.
8. List of figures

Fig 1. Block diagram ................................................... 4
Fig 2. Synchronous frequency change during a session................................. 7
Fig 3. Delay between the rising edge of PRES pin and the rising edge of OFFN ......................... 9
Fig 4. Card deactivation while card is removed ........ 10
Fig 5. Example of hardware problem during card session................................. 11
Fig 6. Pinning of TDA8024 or TDA8024TT ............... 14
Fig 7. Activation phase .............................................. 16
Fig 8. Start the activation by holding the XTAL1 line. 17
Fig 9. Pay TV application of TDA8024 for asynchronous smart cards ......................... 18
Fig 10. Standard asynchronous application example .. 19
Fig 11. Application where there are 2 security modules and one customer card with a TDA8007B ...... 21
Fig 12. CAKE8024_12_D Schematic.................................. 24
Fig 13. Cake8024_12_D PCB112-1 Component top side ........................................ 25
Fig 14. Cake8024_12_D PCB122-1 Components bottom side ........................................ 26
Fig 15. Cake8024_12_D PCB1122-1 TOP LAYER ........... 27
Fig 16. Cake8024_12_D PCB1122-1 BOTTOM LAYER....... 28
9. List of tables

Table 1. Example of Iddp values in function of Icc in voltage doubler mode ........................................6
Table 2. Clock frequency programming ..........................6
Table 3. Pins functions..................................................13
Table 4. Bill of Materials for Cake8024_12_D...............29
10. Contents

1. Introduction ......................................................... 3
   1.1 Main features ..................................................... 3
2. Block overview .................................................... 5
   2.1 Power supply and voltage supervisor ....................... 5
   2.2 Step up converter ............................................... 5
   2.2.1 Principle of the step up converter ....................... 5
   2.2.2 Current consumption .......................................... 5
   2.3 Clock circuitry ..................................................... 6
   2.4 VCC generation .................................................. 7
   2.5 Logic circuitry ..................................................... 8
   2.5.1 Activation sequence ........................................... 8
   2.5.2 Deactivation sequence ....................................... 8
   2.5.3 Protection ........................................................... 8
   2.5.4 Presence detection ............................................ 9
   2.5.4.1 Card insertion ..................................................... 9
   2.5.4.2 Card removal .................................................... 10
   2.6 I/O, AUX1 and AUX2 lines ..................................... 12
   2.7 PORadj line ...................................................... 12
3. Pinning and pin function of TDA8024T or TDA8024TT ........... 13
4. Smart card interface application ............................... 15
   4.1 Introduction ...................................................... 15
   4.2 External components ....................................... 15
   4.3 Activation of TDA8024 .......................................... 16
   4.3.1 Asynchronous application ................................ 16
   4.3.2 Application for asynchronous cards with the ICAM V2 from NDS ...................................... 17
   4.3.3 Standard asynchronous application .................... 19
   4.3.4 Application with security modules .................... 20
5. Conclusion ................................................................ 22
6. Appendixes ................................................................ 23
Appendix 1: TDA8024TT reference layout (CAKE8024_12_D) ............. 24
7. Legal information .................................................... 30
   7.1 Definitions ........................................................ 30
   7.2 Disclaimers ........................................................... 30
   7.3 Trademarks .......................................................... 30
8. List of figures ......................................................... 31
9. List of tables ......................................................... 32
10. Contents ................................................................ 33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2013. All rights reserved.

For more information, visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 August 2013
Document identifier: AN10141