

# AN10419 Single card I<sup>2</sup>C bus buffers Rev. 1 — 10 November 2010

**Application note** 

#### **Document information**

Info	Content
Keywords	PCA9515A, PCA9516A, PCA9518A
Abstract	NXP Semiconductors family of level shifting bus buffers are detailed in this application note that discusses device operation, maximum cable length and frequency calculations and typical applications.



#### **Revision history**

Rev	Date	Description
1	20101110	application note; initial version

# **Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

AN10419

All information provided in this document is subject to legal disclaimers.

# 1. Introduction

#### 1.1 Description

PCA9515A/16A/18A series of single card I<sup>2</sup>C-bus and SMBus bus buffers are used where I/O card insertion into a live backplane is not required such as telephones, personal computers and laptop computers. These applications do not require long bus length when masters and slave are located on the same PC boards or enclosed in a same small cabinet.

The PCA9515A/16A/18A are designed to work with I<sup>2</sup>C clock frequencies up to 400 kHz and are suitable for utilization in a multi-master I<sup>2</sup>C-bus or SMBus environment. The devices support bus arbitration and contention with bus masters located on any segment. They are bidirectional and require no direction control.

The PCA9515A/16A/18A also support logic level translations since either side voltage can be at different levels. While retaining all the operating modes and features of the I<sup>2</sup>C-bus system during the level shifts, it also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enables the system designer to isolate two halves of a bus for both voltage and capacitance.

The PCA9515A/16A/18A are static offset buffers. All sides have static offset and can operate only with slaves and masters with I<sup>2</sup>C-bus compliant (normal) I/Os.

There are no external hardware address pins since these devices do not have an  $I^2C$  address. The bus buffer devices merely buffer the  $I^2C$ -bus signals from segment to segment and do not respond to any  $I^2C$  commands.

# 1.2 Applications

The typical application of PCA9515A/16A/18A bus buffers is as shown in Figure 1.



- They allow extension of the I<sup>2</sup>C-bus or SMBus on systems requiring capacitance loads larger than the 400 pF (max.) specified by the I<sup>2</sup>C-bus protocol. Designers can extend the use of the I<sup>2</sup>C-bus or SMBus in systems with more devices and/or longer bus lengths with only one repeater delay between any devices. The devices are multi-master capable and support arbitration and bus contention on any segment.
- The PCA9515A/16A/18A allow mixed operation of 100 kHz and 400 kHz devices on a combined bus by isolating the segment with 100 kHz devices from the rest of the 400 kHz system so that the 400 kHz devices can operate at their maximum speed.
- The PCA9515A/16A/18A have an individual repeater channel with an enable/disable feature that can be used to electrically isolate that segment of the I<sup>2</sup>C-bus or SMBus for using the same address slave device on a different segment.
- The PCA9515A/16A/18A release their I/O pins should their supply voltage fail. Sensing multiple power supplies on different bus segments and providing automatic isolation of failed segments or segments suffering 'brown-out' of their power supplies.
- The PCA9515A/16A/18A also support logic level translations since either side voltage can be at different levels.

### **1.3 Device features and characteristics**

- Bidirectional buffer for the SDA and SCL lines designed to prevent l<sup>2</sup>C-bus corruption during live board insertion and removal from the backplane using enable feature
- Compatible with I<sup>2</sup>C-bus Standard-mode, I<sup>2</sup>C-bus Fast-mode, and SMBus standards; multi-master capable
- Low I<sub>CC</sub> chip enable/disable: < 1 mA
- Wide operating voltage range with 5.5 V tolerant I<sup>2</sup>C and enable (EN) pins
- Supports arbitration and clock stretching across the repeater
- Active HIGH repeater enable input
- Powered-off high-impedance I<sup>2</sup>C-bus pins
- Open-drain input/outputs
- Lock-up free operation
- All I/Os are 5.5 V tolerant
- Operating temperature range is -40 °C to +85 °C
- Accommodate 100 kHz and 400 kHz devices and multiple masters
- ESD protection exceeds:
  - 2000 V HBM per JESD22-A114
  - 200 V MM per JESD22-A115
  - 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- PCA9515A is offered in SO8 (D) and TSSOP8 (MSOP) (DP) packages; PCA9516A is offered in SO16 and TSSOP16 packages; PCA9518A is available in SO20 and TSSOP20 packages

Table 1. Device selection summary			
Feature	PCA9515A	PCA9516A	PCA9518A
V <sub>CC</sub> range	2.3 V to 3.6 V	2.3 V to 3.6 V	2.3 V to 3.6 V
Number of channels	1	5	5
Input/output characteristics	$V_{IL}$ < 0.3V_{CC} $\rightarrow$ V_{OL} = 0.52 V at 6 mA	$V_{IL}$ < $0.3V_{CC}$ $\rightarrow$ $V_{OL}$ = 0.52 V at 6 mA	$V_{IL}$ < 0.25V_{DD} $\rightarrow$ V_{OL} = 0.52 V at 6 mA
	$V_{IH}$ > 0.7V_{CC} $\rightarrow$ V_O to V_{bus}	$V_{\text{IH}}$ > 0.7V_{CC} $\rightarrow$ V_O to V_{\text{bus}}	$V_{\text{IH}}$ > 0.7V_{\text{DD}} \rightarrow V_{\text{O}} to $V_{\text{bus}}$

#### Table 1.Device selection summary

# 1.4 Package and pin description

#### 1.4.1 PCA9515A



#### Table 2. Pin description for PCA9515A

Symbol	Pin	Description
n.c.	1	not connected
SCL0	2	serial clock bus 0; open-drain 5 V tolerant
SDA0	3	serial data bus 0; open-drain 5 V tolerant
GND	4	supply ground (0 V); connect this pin to a ground plane for best results
EN	5	active HIGH repeater enable input (internal pull-up with 100 k $\Omega)$
SDA1	6	serial data bus 1; open-drain 5 V tolerant I/O
SCL1	7	serial clock bus 1; open-drain 5 V tolerant I/O
V <sub>CC</sub>	8	supply voltage (2.3 V to 3.6 V)

#### 1.4.2 PCA9516A



#### Table 3. Pin description for PCA9516A

Symbol	Pin	Description
SCL0	1	serial clock bus 0; open-drain, 5 V tolerant
SDA0	2	serial data bus 0; open-drain, 5 V tolerant
SCL1	3	serial clock bus 1; open-drain, 5 V tolerant
SDA1	4	serial data bus 1; open-drain, 5 V tolerant
EN1	5	active HIGH bus 1 enable input
SCL2	6	serial clock bus 2; open-drain, 5 V tolerant
SDA2	7	serial data bus 2; open-drain, 5 V tolerant
GND	8	supply ground (0 V); connect this pin to a ground plane for best results
EN2	9	active HIGH bus 2 enable input
SCL3	10	serial clock bus 3; open-drain, 5 V tolerant
SDA3	11	serial data bus 3; open-drain, 5 V tolerant
EN3	12	active HIGH bus 3 enable input
SCL4	13	serial clock bus 4; open-drain, 5 V tolerant
SDA4	14	serial data bus 4; open-drain, 5 V tolerant
EN4	15	active HIGH bus 4 enable input
V <sub>CC</sub>	16	supply voltage (2.3 V to 3.6 V)

**Application note** 

#### 1.4.3 PCA9518A



#### Table 4.Pin description

est results

# **1.5 Ordering information**

#### Table 5. **Ordering information** Package Container PCA9515A PCA9516A PCA9518A SO8 tube PCA9515AD,112 -\_ SO8 PCA9515AD,118 tape and reel --TSSOP8 tape and reel PCA9515ADP,118 --SO16 tube -PCA9516AD,112 -SO16 tape and reel PCA9516AD,118 --TSSOP16 tape and reel PCA9516ADP,118 --SO20 tube --PCA9518AD,112 SO20 tape and reel PCA9518AD,118 --TSSOP20 tape and reel PCA9518ADP,118 --

Additional information on packages including outline dimensions, Moisture Sensitivity Level (MSL) ratings, R<sub>th(j-a)</sub> can be obtained at <u>www.nxp.com/thermaldata/</u>.

# 1.6 Data sheets and IBIS/SPICE models

Data sheets and IBIS models can be downloaded from www.nxp.com/edafiles/.

SPICE models require a device-specific Non-Disclosure Agreement (NDA), which can be requested at <a href="http://www.nxp.com/spice\_circuit\_models/">www.nxp.com/spice\_circuit\_models/</a>.

# 2. Technical information

#### 2.1 Functional description and block diagrams

#### 2.1.1 PCA9515A

The PCA9515A integrated circuit contains two identical buffer circuits which enable I<sup>2</sup>C-bus and similar bus systems to be extended without degradation of system performance. The PCA9515A contains two bidirectional, open-drain buffers specifically designed to support the standard LOW-level contention arbitration of the I<sup>2</sup>C-bus. Except during arbitration or clock stretching, the PCA9515A acts like a pair of non-inverting, open-drain buffers, one for SDA and one for SCL.

The block diagram for the PCA9515A is shown in Figure 5.



#### 2.1.2 PCA9516A

The PCA9516A is a five-way hub repeater, which enables I<sup>2</sup>C-bus and similar bus systems to be expanded with only one repeater delay and no functional degradation of system performance.

The PCA9516A contains five bidirectional, open-drain buffers specifically designed to support the standard low-level-contention arbitration of the l<sup>2</sup>C-bus. Except during arbitration or clock stretching, the PCA9516A acts like five pairs of non-inverting, open-drain buffers, one for SDA and one for SCL.

 $V_{\text{CC}}$ PCA9516A SCL0 BUFFER BUFFER SCL4 HUB BUFFER SCL1 LOGIC BUFFER SCL3 SCL2 BUFFER SDA0 BUFFER BUFFER SDA4 HUB SDA1 BUFFER LOGIC BUFFER SDA3 SDA2 BUFFER EN4 EN1 EN2 EN3 002aae616 GND Fig 6. PCA9516A block diagram

The block diagram for the PCA9516A is shown in Figure 6.

#### 2.1.3 PCA9518A

The PCA9518A CMOS integrated circuit is a five-way hub repeater, which enables I<sup>2</sup>C-bus and similar bus systems to be expanded in increments of five with only one repeater delay and no functional degradation of system performance. The PCA9518A CMOS integrated circuit contains five multi-directional, open-drain buffers specifically designed to support the standard low-level contention arbitration of the I<sup>2</sup>C-bus. Except during arbitration or clock stretching, the PCA9518A acts like a pair of non-inverting, open-drain buffers, one for SDA and one for SCL.



The block diagram for the PCA9518A is shown in Figure 7.

# 3. Applications

#### 3.1 Typical application for PCA9515A

A typical application for PCA9515A is shown in <u>Figure 8</u>. In this example, the system master is running on a  $3.3 \text{ V} \text{ I}^2\text{C}$ -bus while the slave is connected to a 5 V bus. Both buses run at 100 kHz unless the slave bus is isolated and then the master bus can run at 400 kHz. Master devices can be placed on either bus.



The PCA9515A is 5.5 V tolerant, so it does not require any additional circuitry to translate between the different bus voltages. When one side of the PCA9515A is pulled LOW by a device on the I<sup>2</sup>C-bus, a CMOS hysteresis type input detects the falling edge and causes the internal driver on the other side to turn on, thus causing the other side to also go LOW. The side driven LOW by the PCA9515A will typically be at  $V_{OL} = 0.52$  V at pull-down current of 6 mA.

# 3.2 Typical application for PCA9516A

A typical application is shown in Figure 9. In this example, the system master is running on a 3.3 V  $I^2$ C-bus while the slave is connected to a 5 V bus. All buses run at 100 kHz unless slave 3 is isolated, and then the master bus and slave 1 and slave 2 can run at 400 kHz.

Any segment of the hub can talk to any other segment of the hub. Bus masters and slaves can be located on all five segments with 400 pF load allowed on each segment.

Unused ports should be isolated by holding the enable pin (ENn) to GND and/or pulling SDAn/SCLn pins to  $V_{CC}$  through appropriately sized resistors. The primary bus master is normally connected to SDA0/SCL0. If the SDA0/SCL0 port is not used, the pins need to be pulled to  $V_{CC}$  through appropriately sized resistors.

The PCA9516A is 5.5 V tolerant so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9516A is pulled LOW by a device on the l<sup>2</sup>C-bus, a CMOS hysteresis type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side to also go LOW. The side driven LOW by the PCA9516A will typically be at  $V_{OL} = 0.52$  V at pull-down current of 6 mA.



# 3.3 Typical application for PCA9518A

A typical application is shown in Figure 10 below. In this example, the system master is running on a 3.3 V I<sup>2</sup>C-bus while the slaves are connected to a 3.3 V or 5 V bus. All buses run at 100 kHz unless slave 3, slave 4 and slave 5 are isolated from the bus. Then the master bus and slave 1, slave 2 and slave 6 can run at 400 kHz. Any segment of the hub can talk to any other segment of the hub. Bus masters and slaves can be located on any segment with 400 pF load allowed on each segment.

The PCA9518A is 5.5 V tolerant, so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9518A is pulled LOW by a device on the l<sup>2</sup>C-bus, a CMOS hysteresis type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side to also go LOW. The side driven LOW by the PCA9518A will typically be at  $V_{OL} = 0.52$  V at pull-down current of 6 mA.

The PCA9518A includes four open-drain I/O pins used for expansion. Two expansion pins, EXPSDA1 and EXPSDA2 are used to communicate the internal state of the serial data within each hub to the other hubs. The EXPSDA1 pins of all hubs are connected together to form an open-drain bus. Similarly, all EXPSDA2 pins, EXPSCL1 pins, and all EXPSCL2 pins are connected together forming a 4-wire bus between hubs.

Pull-up resistors are required on the EXPxxxn's<sup>1</sup> pins even if only one PCA9518A is used.

EXPSDA1 is the expansion bus that is driven LOW whenever any SDA pin falls below 0.3V<sub>DD</sub>. EXPSDA2 is the expansion bus that is driven LOW whenever any SDA pin is  $\leq$ 0.4 V. EXPSCL1 is the expansion bus that is driven LOW whenever any SCL pin falls below 0.3V<sub>DD</sub>. EXPSCL2 is the expansion bus that is driven LOW whenever any SCL pin is  $\leq$ 0.4 V. The EXPSDA2 returns HIGH after the SDA pin that was the last one being held below 0.4 V by an external driver starts to rise. The last SDA to rise above 0.4 V is held down by the PCA9518A to ~0.5 V until after the delay of the circuit which determines that it was the last to rise, then it is allowed to rise above the ~0.5 V level driven by the PCA9518A. Considering the bus 0 SDA to be the last one to go above 0.4 V, then the EXPSDA1 returns to HIGH after the EXPSDA2 is HIGH and either the bus 0 SDA rise time is 1  $\mu$ s or, when the bus 0 SDA reaches 0.7V<sub>DD</sub>, whichever occurs first. After both EXPSDA2 and EXPSDA1 are HIGH the rest of the SDA lines are allowed to rise. The same description applies for the EXPSCL1, EXPSCL2, and SCL pins.

<sup>1. &#</sup>x27;xxxn' is SDA1, SDA2, SCL1 or SCL2.



Fig 10. Typical application: multiple expandable 5-channel I<sup>2</sup>C-bus hubs

# 4. Additional information

The latest data sheets and IBIS models for the I<sup>2</sup>C-bus Level shifting family of products and other I<sup>2</sup>C-bus and SMBus products can be found at the NXP Semiconductors web site <u>www.nxp.com/ics/support/tools</u>.

Software tools for most of NXP Semiconductors I<sup>2</sup>C-bus products can be found at: www.nxp.com/redirect/demoboard.com.

Additional technical support for the I<sup>2</sup>C-bus and SMBus Repeater/Hub/Expander family of products and other I<sup>2</sup>C-bus and SMBus products can be requested by e-mailing the question to: **I2C.Support@NXP.com**.

# 5. Abbreviations

Table 6.	Abbreviations
Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
MM	Machine Model
MSL	Moisture Sensitivity Level
NDA	Non-Disclosure Agreement
SMBus	System Management Bus

# 6. Legal information

#### 6.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

**Application note** 

# 7. Contents

1	Introduction 3
1.1	Description 3
1.2	Applications 3
1.3	Device features and characteristics 4
1.4	Package and pin description
1.4.1	PCA9515A 5
1.4.2	PCA9516A 6
1.4.3	PCA9518A 7
1.5	Ordering information 8
1.6	Data sheets and IBIS/SPICE models 8
2	Technical information 9
2.1	Functional description and block diagrams 9
2.1.1	PCA9515A 9
2.1.2	PCA9516A 10
2.1.3	PCA9518A 11
3	Applications
3.1	Typical application for PCA9515A 12
3.2	Typical application for PCA9516A 13
3.3	Typical application for PCA9518A 14
4	Additional information 15
5	Abbreviations 16
6	Legal information 17
6.1	Definitions 17
6.2	Disclaimers
6.3	Trademarks 17
7	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2010.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 November 2010 Document identifier: AN10419