AN10794

Application with TDA8034 - Demonstration boards description

Rev. 1.0 — 6 December 2012

Application note

Document information

Info	Content
Keywords	TDA8034, Cake8034, Smart Card Interface, Pay TV, STB, ISO 7816-3, NDS
Abstract	The application note describes the Cake8034_01_D Cake8034_02_D demo boards for TDA8034: schematics, layout and use of this board.



Revision history

Rev	Date	Description
1.0	20121206	First official release

Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

AN10794

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

1. Introduction

The TDA8034 is proposed in two packages: HVQFN24 for the TDA8034HN, and SO16 for the TDA8034T version.

In the document, the two versions will be referred as TDA8034 when the described feature is common. If a description is specific to a version, it will be

These application boards are single boards embedding the TDA8034, its capacitors, some connectors for external signals and a smart card connector.


This demonstration boards are planned to be used as daughter board, plugged on a mother board embedding the correct connectors.

For a first evaluation, the board can also be connected to a microcontroller board with a few wires.


2. Hardware

The following pictures present the whole boards:


- Electronic schematic
- Layout
- Components position




2.1 TDA8034T - SO16 package - Cake8034_01_D




AN10794



© NXP B.V. 2012. All rights reserved.



AN10794




© NXP B.V. 2012. All rights reserved.


COMPANY PART NO.	COUNT	REFERENCE	GEOMETRY	DESCRIPTION	Fournisseur
pnsx_bar2x4md	1	J2	con_bar_254_2x4_md	Bar2x4, Barrette male droite double rangee, 2x4 points, Pas:2.54mm, H=7mm	
pnsx_bar2x5md	1	J4	con_bar_254_2x5_md	Bar2x5, Barrette male droite double rangee, 2x5 points, Pas:2.54mm, H=7mm	
pnsx_c0603_100nf_50V	3	C4 C6 C7	c0603	100nF, Capacite X7R 0603 50V, 10%	
pnsx_c0603_220nf_25V	1	C5	c0603	220nF, Capacite X7R 0603 25V, 10%	
pnsx_c0603_33pf_50V	2	C8 C9	c0603	33pF, Capacite COG 0603 50V, 5%	
pnsx_c0603_470nf_16V	1	C3	c0603	470nF, Capacite X5R 0603 16V, 10%	
pnsx_cav_1016	1	ST2	cav_1016	CAV_10.16, Cavalier dore 10.16mm KONTEK:3130676000500	
pnsx_chev_citr_s	3	ST3 ST5 ST6	chev_citr_o_bom	A_SOUDER, Chevron Citroen 0603 !!! A SOUDER !!!	
pnsx_hc49s_NC_plot	1	Y1	xtal_hc49s_plot	N.C., Quartz package HC49/S ***NON CABLE*** sur plot femelle	
pnsx_itt_ccm01_2251	1	J5	con_itt_ccm01_2251	CCM01-2251, ITT_CANNON: CM01-2251LFT, Lecteur de carte 8 voies plus detection	NXP
pnsx_r0603_0	1	R8	r0603	0, Resistance Package CMS 0603 1% 0.1W	
pnsx_taja_10u_10v	2	C10 C11	cap_320x160x160_a	10uF, Capacite Tantalium Package TAJA AVX:TAJA106K010R, 10%, 10V-85 degres / 7V-125 degres	
pnsx_taja_nc	1	C2	cap_320x160x160_a	N.C., Capacite Tantalium Package TAJA ***NON CABLE***, -, -	
pnsx_tda8034t	1	IC1	so16_sot109_1	TDA8034T, NXP: TDA8034T IC Card Interface package:so16	NXP
pnsx_tp_boucle1_n	3	TP17 TP18 TP19	tp_boucle_d100	5001, TestPoint:KEYSTONE:5001 Noir	
zbulle01	1			Circuit_imprime:BSX0085-1	
ztulipe03	1			BULLE06:barrette_femelle_tulipe_3points_type_E-TEC:SIB132S04701	


Fig 6. Cake8034_01_D - Bill of material


AN10794




2.2 TDA8034HN - HVQFN24 package - Cake8034_02_D









AN10794

COMPANY PART NO.	COUNT	REFERENCE	GEOMETRY	DESCRIPTION	Fournisseur
pnsx_bar2x4md	1	J2	con_bar_254_2x4_md	Bar2x4, Barrette male droite double rangee, 2x4 points, Pas:2.54mm, H=7mm	
pnsx_bar2x5md	1	J4	con_bar_254_2x5_md	Bar2x5, Barrette male droite double rangee, 2x5 points, Pas:2.54mm, H=7mm	
pnsx_c0603_100nf_50V	3	C4 C6 C7	c0603	100nF, Capacite X7R 0603 50V, 10%	
pnsx_c0603_220nf_25V	1	C5	c0603	220nF, Capacite X7R 0603 25V, 10%	
pnsx_c0603_33pf_50V	2	C8 C9	c0603	33pF, Capacite COG 0603 50V, 5%	
pnsx_c0603_470nf_16V	1	C3	c0603	470nF, Capacite X5R 0603 16V, 10%	
pnsx_cav_1016	1	ST2	cav_1016	CAV_10.16, Cavalier dore 10.16mm KONTEK:3130676000500	
pnsx_chev_citr_s	3	ST3 ST5 ST6	chev_citr_o_bom	A_SOUDER, Chevron Citroen 0603 !!! A SOUDER !!!	
pnsx_hc49s_NC_plot	1	Y1	xtal_hc49s_plot	N.C., Quartz package HC49/S ***NON CABLE*** sur plot femelle	
pnsx_itt_ccm01_2251	1	J5	con_itt_ccm01_2251	CCM01-2251, ITT_CANNON: CM01-2251LFT, Lecteur de carte 8 voies plus detection	NXP
pnsx_r0603_0	2	R8 R9	r0603	0, Resistance Package CMS 0603 1% 0.1W	
pnsx_r0603_nc	1	R10	r0603	N.C., Resistance Package CMS 0603 1% 0.1W ***NON CABLE***	
pnsx_taja_10u_10v	2	C10 C11	cap_320x160x160_a	10uF, Capacite Tantalium Package TAJA AVX:TAJA106K010R, 10%, 10V-85 degres / 7V-125 degres	
pnsx_taja_nc	1	C2	cap_320x160x160_a	N.C., Capacite Tantalium Package TAJA ***NON CABLE***, -, -	
pnsx_tda8034hn	1	IC1	hvqfn24_050_400x400_sot616_1	TDA8034HN, NXP: TDA8034HN IC Card Interface package:hvqfn24	NXP
pnsx_tp_boucle1_n	3	TP26 TP27 TP28	tp_boucle_d100	5001, TestPoint:KEYSTONE:5001 Noir	
zbulle01	1			Circuit_imprime:BSX0086-1	
ztulipe03	1			BULLE06:barrette_femelle_tulipe_3points_type_E-TEC:SIB132S04701	


Fig 12. Cake8034_02_D – Bill of material

3. Daughter board


The Cake8034 can be plugged on a mother board to be tested in a prototype.


The contact between the mother and the daughter board is made by the connectors named J2 and J4. The connectors used are a male straight HE10 2x4 pins for J2 and 2x5 pins for J4. The pitch is 2,54 mm

3.1 Connection



All the contact interfaces needed to drive the TDA8034 are available on the J2 and J4 connectors. These signals are defined below.





3.2 Power supply

Using this application, there are two power supply inputs for the TDA8034 (J2-1: VDDI and J4-10: VDDP). Therefore VDDI and VDD can be connected together.

This is the default configuration with ST3 soldered.

The power supply can also come from another external source, using the test points. In this case, it is possible to unconnect these pins from the mother board by unsoldering ST6 for VDD / VDDI, and ST5 for VDDP.

3.3 Clock

With the TDA8034 demo board, it is assumed that the clock is supplied by the mother board.

In this case, the crystal doesn't need to be present on the board.

If the host cannot supply the clock, a crystal must be plugged in the Y1 connector. Two 33pF capacitors (C8, C9) are already present on the board for this option.

3.4 Application

To develop an application with these boards, refer to the TDA8034 application note: AN10792.

4. Legal information

4.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

AN10794

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

4.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

5. List of figures

Fig 1.	Cake8034_01_D - Schematic4
Fig 2.	Cake8034_01_D – Layout Top view5
Fig 3.	Cake8025_01_D – Layout Bottom view6
Fig 4.	Cake8034_01_D – Components Top view7
Fig 5.	Cake8034_01_D - Components Bottom view8
Fig 6.	Cake8034_01_D – Bill of material9
Fig 7.	Cake8034_02_D - Schematic10
Fig 8.	Cake8034_02_D – Layout Top view11
Fig 9.	Cake8034_02_D – Layout Bottom view12
Fig 10.	Cake8034_02_D – Components Top view13
Fig 11.	Cake8034_02_D – Components Bottom view 14
Fig 12.	Cake8034_02_D – Bill of material15
Fig 13.	TDA8034 daughter board: size and position of
	the connectors16
Fig 14.	J2 and J4 contacts for TDA8034T –
	Cake8034_01_D16
Fig 15.	J2 and J4 contacts for TDA8034HN –
	Cake8034_02_D16

6. Contents

1.	Introduction	3
2.	Hardware	3
2.1	TDA8034T - SO16 package –	
	Cake8034_01_D	4
2.2	TDA8034HN – HVQFN24 package –	
	Cake8034_02_D	10
3.	Daughter board	16
3.1	Connection	16
3.2	Power supply	17
3.3	Clock	17
3.4	Application	17
4.	Legal information	18
4.1	Definitions	18
4.2	Disclaimers	18
4.3	Trademarks	18
5.	List of figures	19
6.	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 6 December 2012 Document identifier: AN10794