Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>LPC1700, LPC175x, LPC176x, 12-bit ADC</td>
</tr>
<tr>
<td>Abstract</td>
<td>PCB Layout Reference Design and Software for testing the LPC1768 12-bit ADC.</td>
</tr>
</tbody>
</table>
Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20100901</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>

Contact information

For additional information, please visit: [http://www.nxp.com](http://www.nxp.com)

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Introduction

The LPC175x/6x family is based on the ARM Cortex M3 core, and includes a 12-bit Analog-to-Digital (ADC) module with input multiplexing among eight pins, conversion rates up to 200 kHz, and multiple result registers. The 12-bit ADC can also be used with the GPDMA controller.

Designing a system with a 12-bit ADC requires more attention than the lower resolution ADC systems traditionally used in the NXP LPC family of products.

As a comparison, using a voltage reference of 3.3 V in a 10-bit ADC system, every converted value differs from the consecutive by 3.2 mV (3.3 V/1024). In the case of a 12-bit ADC, the LSB value goes down to 0.8 mV. So comparing 3.2 mV against 0.8 mV, it is apparent that noise reduction techniques will have a fundamental role in the system design, at both schematic and board layout level.

This application note provides general design guidelines that can be applied to the board layout design, as well as a reference design and a software project the user can utilize in order to test the LPC1700 12-bit ADC. Some test scenarios are also included, demonstrating the factors that can affect the conversion results.

2. Board reference design

A complete board reference design is provided with this Application Note. Customers can use this design as is, or as a starting point for their own designs.

Eagle Layout Editor Version 5.4.0 was used in this design, and the full project, including schematics, layout design and BOM, is attached with this document.

The main purpose of the board is for ADC testing; all ADC channels are available for test. Two BNC connectors, used to input external signal (or a fixed voltage from an external power supply) and two potentiometers, providing an adjustable voltage, can be connected to the analog input lines through a series of jumpers which select the input for each analog channel.

Different power supply schemes can be used with this board. Analog and Digital power domains can be supplied from a common source, as is the case when using the USB connector powered from a PC, or an external power supply providing the required 3.3 V externally. Another option is to provide separate power for each domain (Analog and Digital), and even the VREF (Voltage reference for the ADC) can be supplied from a separate power supply. A series of jumpers allow the user to select the desired configuration.

A JTAG/SWD debug port is available for both Debug and Flash programming. ISP can also be used for Flash programming though COM0 connector (selecting UART0 with the appropriate jumpers). UART1 can also be selected through jumpers. Two buttons for Reset and ISP are provided. A general purpose LED is available. All GPIO pins are available on the board.

The Design Guidelines provided in the Appendix section were adhered to in this layout design. In order to keep the costs low, a 2-layer design was chosen. The bottom layer is used as ground planes. Both analog and digital ground planes are used, and a couple of jumpers allow different configurations; both grounds tied together at just one point, or connected together through a choke, or totally separated. These different setup options allow the user to experiment with different scenarios and compare results.
The top layer is used mainly for power and signal traces. Digital signals (especially those with high-frequency or high-current components) are kept over the digital ground plane, and far from the analog portion. The analog-related components (BNC connectors, analog potentiometers, jumpers and connectors for analog voltages) were placed at the left side of the board, forming an “analog island”. The digital-related components were placed over the rest of the board. Fig 1 shows the final layout. As seen in the figure, all jumper settings are labeled on the board silkscreen.

![LPC1768 ADC board layout](image)

**Fig 1.** LPC1768 ADC board layout

### 3. Testing software

In order to test the board, software is provided. Keil MDK version 4.03 was used for this project (the free evaluation version can be used).

With the Test software, the user can select the ADC Channel to test, as well as the number of samples to run. Other parameters, like the ADC clock, can also be set.

Ideally, when supplying a fixed voltage to the selected channel input, all samples should return the same value. In practice, this rarely occurs as noise or power supply variations may skew the converted value from the expected one. As a result, a range of similar values are converted instead of only one. The range becomes narrower as the noise level is reduced and the power supply quality is improved.
As the software uses an array to keep the different conversion results, the dimension for this array should be defined. In the software the parameter named “Maximum variation expected” provides an initial value for this array, and its default value of 20 is adequate for most cases. Two additional variables keep track of out-of-range values (for the Lower and Higher limits), so the user knows this parameter should be adjusted.

Another parameter defines Print options. All these parameters are found in the config.h file, and can be edited using the Keil Configuration Wizard, as shown in Fig 2.

Once the board is programmed with the executable, the HyperTerminal program can be used in order to view the program’s messages. To use HyperTerminal, connect a serial cable between the ADC board (COM0) and the PC serial port, and start HyperTerminal using 9600,8,N,1,N parameters. After initialization, the program will start with the ADC sampling and once finished, the results will be shown in the terminal program’s screen. If the “Export Excel” option was selected in the configuration wizard, then the sampled values and their number of occurrences will be shown in the screen. See Fig 3.
After capturing this information and saving it as a file with “csv” extension, the file can be opened using Microsoft Excel and the values exported will be presented in two columns. From this point, it’s very easy to create a Column Chart representing the number of occurrences for each sampled value. See Fig 4.
The other Print option available in the program configuration is “Plot Values”, which displays a graph with the results directly in the HyperTerminal screen, allowing the user to quickly evaluate the test results without the need of additional steps to export the values in other programs. See Fig 5.

Note: Be aware that using JTAG for debug could affect results, as stated in Section 4.2.
Fig 5. HyperTerminal showing results as a column’s graph
4. Running tests

In this section, different tests scenarios are provided and their corresponding results shown.

4.1 Keil MCB1700 and LPC1768 ADC Demo boards comparison

Benchmark tests were carried out on a MCB1700 Keil board and a LPC1768 ADC demo board, and the results are compared. Fig 6 shows the tests results.

As seen in the above figure, the LPC1768 ADC Demo board converts 99.75% of the samples to the same value, meaning the noise is minimal, and thus, the ADC performance is higher compared to the Keil board. This demonstrates better results for the LPC1768 ADC Demo board layout design.
4.2 The effect of JTAG during a Debug session

The user should be warned that on some occasions, the JTAG used for a Debug session could negatively affect the test results and, in some cases, introduce additional noise causing the appearance of “glitches” (values far away from the expected range, including peak values such 0x000 and 0xfff). Fig 7 shows the effect of the JTAG used in a Debug session.

As illustrated in Fig 7, the JTAG device can introduce additional noise causing sampled values to spread over a wider range.

4.3 The effect of the ground planes

The board layout provides two different ground planes; one for the Analog domain and one for the Digital domain. In most cases, it’s necessary to have only one system-wide ground as a reference, so at some point, both ground planes should be related in some way.

A direct connection between both grounds can cause the Digital plane to introduce additional noise to the Analog domain. Using an inductor or a choke to interconnect both grounds allows a system-wide reference while the Digital noise is minimized due the inductor filter effect. See Fig 8.

Fig 7. The effect of JTAG in a debug session
4.4 The effect of the power supply quality

Another source of noise is the power supply. Voltage fluctuations from the power supply will introduce noise which ultimately affects the ADC performance. In some cases, separate power supplies for each domain (Analog and Digital) could provide better results. See Fig. 9.

Fig. 9. The quality of the power supplies improves the results
4.5 The effect of filtering the ADC channel input

A low-pass filter can dramatically improve the results, as Fig. 10 shows. The LPC1768 ADC demo board includes capacitors implementing a low-pass filter on each of the ADC channel inputs. As not all these filters where populated in the board, this test shows how the response improves when the filter is present. In other cases, using Anti-Aliasing filters (with active components) will further improve the conversion response.

![ADC Channel without Filter](image-url1)

![ADC Channel with Filter](image-url2)

Fig 10. The use of low-pass filters will dramatically improve the results

5. Conclusion

Designing an accurate and reliable 12-bit ADC requires careful attention to board layout, power supply design and decoupling. The board trace layout should follow the design rules presented in this application note to help keep noise effects to a minimum. The use of two separate ground planes for each domain plays a fundamental role in the design. When possible, the use of separate power supplies for analog and digital domains will also contribute for successful results. Finally, filtering is an essential component in these cases.
6. Appendix A:  Design guidelines

The following Design Guidelines provide common best practice for board layout required when Analog circuits (which are sensitive to digital noise) are combined with Digital circuits particularly when high-frequency or high-current circuits are involved.

6.1 Component placement

- Analog circuits should be separated from digital circuits to isolate them from switching noise.
- Noisy and high-frequency components should be located closer to the connectors/power supply.

![Recommended component placement](image)

6.2 Ground strategy

- Use separate grounds for each domain (analog and digital)
- Use ground planes when possible
- If no ground plane is possible, use a “star” layout strategy for ground connections:
  - Provide independent ground current returns when possible.
  - Return paths can be shared (see U1 & U2) for low current/slow speed signals devices.
  - Make traces as wide as possible (the thinnest width will be the “effective” width for this trace, from this point to the end.
  - Avoid ground loops.
  - Digital currents should not pass across analog devices.
  - High-currents and High-speed currents should not pass across analog and lower speed parts.
  - In all cases, traces should be as short as possible, so effective inductance and resistance is low.
When ground planes are used, use this as a current return path as much as possible.

Create a separate ground plane for the analog parts, and have both analog and digital ground planes separated with a break.

Avoid possible loops created between traces for ground return paths on the top-side and the ground plane at the bottom-side of the board.

In the ground plane, ground currents will flow using the shortest path; if signal traces need to be inserted on the ground plane side of the board, they should be as short as possible and perpendicular to the ground current return paths.

Even when separate grounds are used for analog and digital domains, only one electrical point should be referred to as the system-wide ground, i.e., both grounds should be connected together at a single point; this is commonly referred to as the chassis. A ferrite bead or inductor would work well for this connection while it will also decouple both circuits.

6.3 Bypass and decoupling capacitors

A Bypass Capacitor offers a low impedance path to high frequency current flow, reducing the noise current on power supply lines. Usually, a 0.1 uF capacitor will suffice and it should be as close to the device as possible.

A Decoupling Capacitor provides isolation of two circuits; this will prevent noise from being transmitted from one circuit to the other. It can be used with an inductor, forming a low pass filter. A 10 uF works well in these cases, and it should be connected close to the power supply.
6.4 Power planes

- A Power plane is desirable although is not as critical as a ground plane.
- For two-layer boards, the power plane can be replaced by wider traces (two or three times wider than other traces on the board).

6.5 Multi-layer boards

- Critical and/or complex designs would require Multi-Layer boards.
- In this case, it’s highly recommended to use different layers for ground and power planes.
- As many components are SMD (Surface Mounted Device), their connections need to be exposed on one of the external sides of the board (usually the top side), so internal layers can be dedicated to the power and ground planes, thus taking advantage from of the distributed capacitance.
- If more than four layers are used, higher speed signals can be shielded between the ground and power planes. Slower signals can be routed on the outer layers.

6.6 Routing signals

- Do not overlap signals/power/ground from different domains (analog and digital). Otherwise, the distributed capacitance between the overlapping portions will couple high-speed digital noise into the analog circuitry.
Fig 14. Routing signals

- Keep digital signals (especially high-frequency, noisy I/O or high-current) away from the analog signals. Even small capacitances between traces and planes could couple enough noise, not only for the fundamental frequency but also for the higher harmonics.
- High-impedance lines are the most sensitive to injected noise coupled through capacitance formed with close traces which have fast-changing voltages, such as digital clocks. In order to minimize this capacitance, the distance between the two traces should be increased, and both the length and thickness of the trace should be decreased.

Fig 15. Recommended distance between traces

- Signal traces (in general) should be as short as possible, in order to minimize both parasitic inductance and capacitance.
- Avoid routing signal lines parallel to each other, in order to minimize crosstalk. If this is necessary, keep them separated by a gap of at least three times the signal trace width.
- Minimize loops between power and ground traces (when no ground plane is used), avoiding the “loop antenna” effect.
• Minimize reflection effect by rounding trace corners.

![Recommended return current path](image)

**Fig 16.** Recommended return current path

![Minimize reflections by rounding the corners](image)

**Fig 17.** Minimize reflections by rounding the corners
7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.
8. Contents

1. Introduction .........................................................3
2. Board reference design ......................................3
3. Testing software..................................................4
4. Running tests ......................................................9
    4.1 Keil MCB1700 and LPC1768 ADC Demo boards comparison.........................................................9
    4.2 The effect of JTAG during a Debug session....10
    4.3 The effect of the ground planes......................10
    4.4 The effect of the power supply quality..............11
    4.5 The effect of filtering the ADC channel input....12
5. Conclusion.........................................................12
6. Appendix A: Design guidelines......................13
    6.1 Component placement .....................................13
    6.2 Ground strategy ...............................................13
    6.3 Bypass and decoupling capacitors ....................14
    6.4 Power planes ...................................................15
    6.5 Multi-layer boards.............................................15
    6.6 Routing signals.................................................15
7. Legal information ..............................................18
    7.1 Definitions ........................................................18
    7.2 Disclaimers.......................................................18
    7.3 Trademarks ......................................................18
8. Contents.............................................................19