### Document Information

<table>
<thead>
<tr>
<th>Information</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Keywords</strong></td>
<td>CLRC663, CLRC663 plus, CLEV6630A, CLEV6630B, CLRC663 evaluation board, CLRC663 customer board, CLRC663 GUI, GUI, CLRC663 Support Tool, NFC Cockpit</td>
</tr>
<tr>
<td><strong>Abstract</strong></td>
<td>This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), and how to use it. It describes the NFC Cockpit (Version 3.6), which allows an easy basic access to the CLRC663 registers and EEPROM in combination with basic reader functionality.</td>
</tr>
</tbody>
</table>
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.6</td>
<td>20230517</td>
<td>Update to latest NFC Reader Library and MCUXpresso IDE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Section 7 &quot;Radio Equipment Directive (RED)&quot; added</td>
</tr>
<tr>
<td>1.5</td>
<td>20180528</td>
<td>Including CLEV6630A</td>
</tr>
<tr>
<td>1.4</td>
<td>20170515</td>
<td>MCUXpresso IDE installation and usage chapter added</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Software example descriptions added</td>
</tr>
<tr>
<td>1.3</td>
<td>20170503</td>
<td>Update with new CLEV6630B V2.0 and NFC Cockpit</td>
</tr>
<tr>
<td>1.2</td>
<td>20150114</td>
<td>RC663 Schematic updated</td>
</tr>
<tr>
<td>1.1</td>
<td>20120712</td>
<td>Some Figures updated because of quality reasons, Section Licenses updated</td>
</tr>
<tr>
<td>1.0</td>
<td>20120216</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
1 Introduction

This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), which provides an easy evaluation of the features and functions of the CLRC663 and CLRC663 plus families.

It provides the first steps to operate the board, using the NFC Cockpit (Version 3.6 or higher).

The default antenna is a 65 mm x 65 mm antenna with some metal layer inside the antenna area. This antenna is not an optimum antenna as such, but intends to demonstrate the performance and register settings of the CLRC663 under typical design constraints like LCD or some metal (e.g. PCB) inside the antenna area.

In this document the term „MIFARE Classic card“ refers to a MIFARE Classic IC-based contactless card, the term „MIFARE DESFire card“ refers to a MIFARE DESFire IC-based contactless card.

1.1 CLRC663 registers and EEPROM concept

The CLRC663 uses internal registers to adapt and optimize the functionality and performance for each of the supported protocols and data rates dependent on the connected antenna, matching network and receiver path. It offers an EEPROM, which contains the default settings for all the supported protocols (locked). These settings are loaded into the registers with the LoadProtocol command for each supported protocol and data rate.

The default EEPROM configuration settings are optimized for the generic use, based on the 65mmx65mm antenna of the board CLEV6630A / CLEV6630B, and cannot be updated by the user as such. Individual settings must be overwritten by the host µC after the LoadProtocol.

Alternatively, customized settings can be used for the major relevant registers in an extra EEPROM area. Then the command LoadReg must be used to copy the customized EEPROM content into the registers.

Some of these settings can or even must be adapted towards a new antenna design (e.g. the RX settings).

Some EEPROM configuration data is independent from the used protocols and defines e.g. the startup behavior of the CLRC663 or the functionality of LowPower Card detection and requires attention as well for optimum performance of the chip.

1.2 CLEV6630A / CLEV6630B concept

The basic concept of the CLEV6630A / CLEV6630B is to enable the user to perform a quick evaluation of the CLRC663, and also connect their own antenna to the CLRC663 board. In addition, dedicated boards which allow to solder custom matching components are available. The NFC Cockpit can be used to optimize the CLRC663 antenna tuning, to perform the related TX and RX optimization without touching any source code.

All the relevant CLRC663 registers can be modified and fine-tuned using the NFC Cockpit. For the most relevant registers, the customized settings can typically be stored in the CLRC663 EEPROM.

The NFC Cockpit also allows a dump of the complete user EEPROM content into an XML file. This file then can be loaded again into the EEPROM. That allows to manage and exchange different user or antenna configurations. In addition, the register settings found to work well using the NFC Cockpit, can be used during user code development as well.

As soon as the register settings for the targeted protocols and data rates are defined, the NFC Reader Library including the HAL can be used to start the development of the user application. Examples illustrate the usage of the library for typical use cases.

The source code examples of the NFC Reader Library can be used to develop an own application directly on the LPC1769 (see Figure 3), or can serve as a starting point for porting the NFC Library to any other microcontroller platform.
2 Hardware

The CLEV6630, as shown in Figure 1 and Figure 2, provides many test functions which might not be used for the typical hardware and software evaluation. It can be used as a simple standard reader without modification, it can be used to define and optimize the analog settings for any connected antenna or it can be used to develop and modify any RFID and NFC application based on the NFC Reader Library.

The CLEV6630A and CLEV6630B share the same hardware, except these differences:

1. CLEV6630A uses the CLRC66302, while CLEV6630B uses the CLRC66303.
2. The CLEV6630A PCB color is red, while the CLEV6630V is blue.
3. The antenna tuning is slightly different (see 2.2.3).

2.1 Hardware introduction

The CLRC663 is supplied with a supply voltage, which can be chosen between: internal and external supply. For the internal supply either 5 V or 3.3 V can be used. The external power supply can be an AC or DC supply (polarity does not matter) with at least 7.5 V, since the board provides a rectifier and LDO to supply the circuit with 5 V and 3.3 V.

The CLRC663 is connected to an NXP LPC1769 µC via SPI. A specific firmware on the LPC1769 allows to use the CLEV6630A / CLEV6630B together with the NFC Cockpit.

The connection to the PC is done via USB: USB micro connectors are supported. The use of the shielded USB cable is required to meet the FCC/CE specifications.

Another connection option allows to connect an LPC-LINK2 board the CLEV6630A / CLEV6630B with a debug cable. This allows the development of custom software or the execution of the NFC Reader Library code including samples.

In case a different host microcontroller shall be used, the SPI interface is available for connection to an external host (the on board LPC1769 is not used in this case).

![CLEV6630B Customer evaluation board](image)

Note: The CLEV6630A looks identical, but with a red PCB.
Figure 2. CLEV6630B top view
2.2 Schematics

The complete schematics of the CLRC663 evaluation board are shown in the Figure 3, Figure 4, Figure 5, Figure 7, and Figure 8.

2.2.1 LPC1769

The CLEV6630A / CLEV6630B contains an NXP LPC1769 (see Figure 3).

An LPC Linker can be connected to the LPC1769 via the JTAG interface (see Figure 4).
Figure 4. JTAG interface and serial EEPROM
2.2.2 Power supply

The default settings use the power supply from the USB connector. For the maximum performance and a better test capability, the external power supply should be connected. The AC or DC power input can cover any power supply providing an AC or DC voltage between 7.5 and 12 V.

Following figure shows the USB supply, external supply and and LPC1769 supply.

As soon as the board is supplied with power, the red LED LD100 must be on.

The CLRC663 evaluation board provides two LDOs, one for 5 V and one for 3.3 V. 5 V LDO is only be used, if the external power supply is connected and used (J101 default). Using USB power might not give the best RF performance, since the USB voltage level might not be stable 5 V.
Three jumpers can be used to evaluate the different power supply options:

- **J101**: either external or USB power supply (default)
- **J303**: either VBAT = 5 V or 3.3 V (default)
- **J300**: closed (default) or to measure the ITVDD (bridge with an ampere meter) or to supply the CLRC663 (center pin of J300) with external TVDD from external DC power supply

**Note**: The best RF performance can be achieved with external power supply.

### 2.2.3 CLRC663

The clock is based on a 27.12 MHz crystal.

During the antenna tuning and overall hardware design typically the ITVDD must be checked. This can be done with the JP300 ("TVDD"), either using an external power supply or just using an ampere meter instead of the jumper.
The relevant test signals can be derived from the digital test pins at the bottom of the board and the two analog test pins AUX1 and AUX2.

![CLRC663 schematic diagram]

**Figure 7. CLEV6630A / CLEV6630B CLRC663**

The antenna connection uses the standard tuning circuit. The EMC filter is designed with a cut-off frequency of \( f_{\text{EMC}} \approx 21\,\text{MHz} \), and the antenna impedance is tuned to \( Z \approx 20\,\Omega \).

![CLEV6630B antenna circuit]

**Figure 8. CLEV6630B antenna circuit**
The “asymmetrical” tuning (see Figure 9) is a compromise to provide optimum power transfer and good wave shapes in combination with good loading effects, which automatically reduce the field strength under strong loading conditions.

The CLEV6630A antenna tuning is the same as the tuning of the CLEV6630B, except these differences:

1. C307 = C320 = 12 pF
2. C316 = C317 = 33 pF

Note: The CLRC663 plus (CLEV6630B) can drive more output power than the CLRC663 (CLEV6630A), so the antenna for the CLRC663 plus could be tuned with a lower impedance to increase the field strength. However, the maximum allowed field strength must be taken into account, too.

<table>
<thead>
<tr>
<th>a. CLEV6630A</th>
<th>b. CLEV6630B</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1.png" alt="Image of antenna tuning for CLEV6630A" /></td>
<td><img src="image2.png" alt="Image of antenna tuning for CLEV6630B" /></td>
</tr>
</tbody>
</table>

Figure 9. CLEV6630A / CLEV6630B antenna tuning
2.3 Jumper settings

Three jumpers can be used to evaluate the different power supply options:

J101: either external or USB power supply (default)
J303: either VBAT = 5 V or 3.3 V (default)
J300: closed (default) or to measure the ITVDD

Figure 10 shows the default jumper settings for operation powered via USB.
Figure 11 shows the jumper setting for the operation externally powered.
Figure 11. CLEV6630A / CLEV6630B jumper settings for external power supply

External Power Supply

TVDD = 5V

VDD = 3.3V
3 Software

The CLEV6630A / CLEV6630B evaluation board is delivered with a graphical user interface application (GUI), the NFC Cockpit. The NFC Cockpit can be used to explore the functionality of the CLRC663 and perform RF and antenna design-related tests. It allows a direct register access as well as EEPROM read and write access. The NFC Cockpit therefore can be used to configure and test the CLRC663.

3.1 LPC firmware and driver

The LPC firmware is installed by default on the CLEV6630A / CLEV6630B and is ready to use. No LPC firmware installation is required, if the board is only used with the NFC Cockpit.

However, the LPC1769 might be used for software development together with one of the NXP software examples (including the NFC Reader Library). In such case the LPC FW must be reinstalled afterwards, if the CLEV6630A / CLEV6630B is supposed to be used together with the NFC Cockpit again. Reason for this is that any software development using the LPCXpresso erases the default firmware. The use and reinstallation of the LPC firmware using the LPCXpresso is described in [5].

In any case the correct PC VCOM driver must be installed, before the NFC Cockpit can be used with the CLEV6630A / CLEV6630B evaluation board. This driver needs to be manually installed, using the “install_vcom.bat” in the subdirectory NFC Cockpit _v xyz \VCOM.

For the first start with the CLEV6630A / CLEV6630B, refer to section 4.

3.1.1 LPC firmware installation

For installation of LPC firmware, the LPC link and a LPCXpresso tool is required. For details refer to [5].

3.1.2 LPC driver installation

Before the first connection of the CLEV6630A / CLEV6630B (with LPC firmware) to the PC, the driver must be installed with

\Name of the GUI package\VCOM\install_vcom.bat

After successful installation of the driver, the CLEV6630A / CLEV6630B can be connected to the PC and will show up as VCOM device on a COM port, as shown in Figure 12.

**Note for possible future NFC Cockpit updates:** Make sure to use latest driver version, otherwise the application might not work correctly. In case of doubt reinstall the driver of the corresponding NFC Cockpit package.
Figure 12. NFC Cockpit VCOM driver

CLEV6630A / CLEV6630B connected to the PC, driver properly installed.
3.2 NFC Cockpit

The NFC Cockpit can be installed and started (see Figure 13).

![NFC Cockpit Initial view](image)

After starting the NFC Cockpit, the communication link between the PC and the CLEV6630A / CLEV6630B (via the LPC VCOM interface) is enabled automatically.

**Note:** The NFC Cockpit is a development tool, and therefore allows many different kinds of operations, even "useless" ones at a first glance. The correct use of the NFC Cockpit is required to operate the CLRC663 properly.

Example: without enabling the RF Field no card can be operated, even though the CLRC663 can be operated.

The Figure 14 shows the activation of a MIFARE DESFire card, using the <Load Protocol> + <Field On> + <Activate Layer3>, followed by <Activate Layer4>. The NFC Cockpit shows the card responses like ATQA, SAK, and ATS.

Afterwards the ISO/IEC 14443-4 protocol can be used to exchange data. The Figure 14 shows the MIFARE DESFire command “Get Application ID” (0x6A), which returns the AIDs.

**Note:** Make sure that either the CRC is enabled or added manually in the data field.
Figure 14. NFC Cockpit: Activation of a MIFARE DESFire EV1 card

Note: 0x60 = Get Version command of MIFARE DESFire EV1.

Similar functionality does exist for ISO/IEC 14443 A and B, for NFC type F and for ISO/IEC 15693 communication.

Be aware that a Load Protocol command must be executed manually before the corresponding protocol settings are loaded from the EEPROM into the registers. So this tab “Type A” can be used to perform:

1. <Load Protocol> (e.g. type A 106)
2. <Field On>
3. <Single REQA> (using the EEPROM settings)
4. Select a TX register, e.g. DRVMODREG, change TXCLOCKMODE
5. Change some register bits, and write back into RAM
6. <Single REQA> shows the register changes (probing the field and checking the envelop)

This allows an easy and quick optimization of TX and RX parameters. Using the default settings from the EEPROM always resets the relevant registers.

1. <Load Protocol> (e.g. type A 106)
2. <Single REQA> (using again the EEPROM settings)

Note: The EEPROM of the CLRC663 is locked for all the LoadProtocol area.
3.2.1 CLRC663 register access

The NFC Cockpit allows the reading and writing of all the CLRC663 registers (see Figure 15).

Selecting a register reads and shows the hexadecimal content as well as the corresponding bit values. The input allows to change each bit separately as well as writing hexadecimal values. Writing back the value changes the CLRC663 register.

A help function automatically shows a short description of the (part of the) registers itself, if the mouse is moved over the names.

Note: Some register content cannot be changed manually (“read only”) and some content might be overwritten by the LPC firmware.

![Register access](image)

Figure 15. CLRC663 register access

Registers are temporary stored, i.e. might be overwritten with Load Protocol.
3.2.2 CLRC663 analog and digital test signals

The NFC Cockpit allows to route the CLRC663 digital test signals to the SIGOUT pin, as well as to unlock and route the CLRC663 analog test signals to test pins AUX1 and AUX2. This is shown in Figure 16.

The digital test pin SIGOUT can be found at the J301 (pin row). While the analog signals are routed to two test pads as close to the CLRC663 as possible (below the antenna tuning area).

![Figure 16. CLRC663 analog and digital test signals](image)

After selecting the signals <Route Test Signal> activates the chosen test signals at the chosen test pins.
3.2.3 CLRC663 low-power card detection

The NFC Cockpit allows the configuration and test of the low-power card detection (LPCD) of the CLRC663 as shown in Figure 17. The offered LPCD functionality depends on the detected board: The CLEV6630A offers the CLRC66302 features, while the CLEV6630B offers the enhanced LPCD features of the CLRC66303 (CLRC663 plus).

The LPCD parameter, which is used to define the LPCD performance (sensitivity versus robustness) can be entered manually, if needed (details refer to [1]). Otherwise the standby time can be entered and the LPCD can be started. During the LPCD being activated the CLRC663 does not react on any command, so only a detuning (-> place a card) or a Reset (press <Stop LPCD>) can end the LPCD mode.

**Note:** The NFC Cockpit automatically stops the LPCD after 60 seconds.

![Figure 17. CLRC663 LPCD](image)
3.2.4 Secondary firmware options: EMVCo loopback application

The NFC Cockpit offers the option to flash ("load") and start applications into the LPC µC. The default application is an EMVCo loopback function, but other samples are provided within the NFC Cockpit delivery package.

Each application can be easily flashed into the LPC by pressing the <Load Secondary Firmware>. The application then defines the user commands, as indicated in the NFC Cockpit.

The Figure 18 shows the default with the EMVCo loopback which can be started and stopped.

![Figure 18. NFC Cockpit with EMVCo loopback App](image)
4 First-time use

Make sure that the LPC1769 is flashed with the correct Secondary FW (default after delivery). Check [5] in case the CLEV663 had been used with customized code before and the proper secondary firmware has to be flashed.

4.1 Jumper settings

The default jumper settings allow a direct use with the USB connector only. This might show limited performance due to a current limitation on the USB host. So for real performance measurements the external power supply should be used.

4.1.1 USB only

The jumper settings as shown in Figure 10 provide the default settings, using only USB for power supply (no external supply required).

4.1.2 External power supply

For the use of an external power supply, the jumper J101 must be changed as shown in Figure 11. The external power supply must provide a voltage level of $V_{\text{ext}} = 7 \, \text{V} \ldots 12 \, \text{V}$ with 500 mA.

For some of the analog tests (i.e. measuring ITVDD) it might be useful to only power the TVDD supply externally. This can be done using the jumper JP300, as shown in Figure 19. Either the jumper can be replaced with a DC ampere meter to measure the ITVDD, or an external 5 Vdc power supply can be directly connected to the center pin of JP300.

**Note:** Several GND pins are provided on the board. They all are connected to the same GND plane.
Figure 19. CLEV6630A / CLEV6630B jumper settings with external TVDD

JP300 can be used to externally supply TVDD.
5 Managing the CLRC663 SW projects with MCUXpresso IDE

The CLRC663 SW projects are delivered in a NFC Reader Library for CLRC663 package available through product page or trough Secure Files on NXP.com [https://www.nxp.com/mynxp/secure-files] in case of export controlled version. Example projects can be build and run with MCUXpresso IDE.

The MCUXpresso IDE is a low-cost highly integrated software development environment for NXP's LPC microcontrollers. It includes all the tools necessary to develop high-quality software solutions in a timely and cost effective fashion. MCUXpresso IDE is based on Eclipse and has many enhancements to simplify development with NXP LPC microcontrollers. It also features the industry-standard GNU tool chain, with a choice of a proprietary optimized C library or the standard "Newlib" library. The MCUXpresso IDE can build an executable of any size with full code optimization.

Designed for simplicity and ease of use, the MCUXpresso IDE provides software engineers a quick and easy way to develop their applications.

This tool can freely be downloaded from the MCUXpresso website [8]. Before one can download the software, it is necessary to create an account. Creating an account is free.

5.1 Development environment

To use CLEV663 prepared software package, all components listed in the Table 1 are required.

<table>
<thead>
<tr>
<th>Item</th>
<th>Version</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLEV6630A / CLEV6630B</td>
<td>1.0 or higher</td>
<td>CRC663 Customer evaluation board (hardware)</td>
</tr>
<tr>
<td>MCU-Link, LPC-Link, or SEGGER J-Link</td>
<td>1.0 or higher</td>
<td>Standalone debug adapter (hardware)</td>
</tr>
<tr>
<td>MCUXpresso IDE</td>
<td>11.6.0 or higher</td>
<td>Development IDE (PC software)</td>
</tr>
</tbody>
</table>

5.2 Installation procedure of the MCUXpresso IDE

The MCUXpresso IDE is installed into a single directory, of your choice. Unlike many software packages, the MCUXpresso IDE does not install or use any keys in the Windows Registry, or use or modify any environment variables (including PATH). That results in a very clean installation that does not interfere with anything else on your PC. Should you wish to use the command-line tools, a command file is provided to set up the path for the local command window.

Multiple versions can be installed simultaneously without any issues.

The installation starts after double-clicking the installer file.
Make sure the checkbox for installing the NXP debug drivers is activated.

During the installation, the user is asked to install some required drivers. The installation of these drivers shall be accepted.

After the setup wizard has finished, the newly installed IDE can be launched.
5.3 Importing provided SW example projects

The use of quick start panel provides rapid access to the most commonly used features of the MCUXpresso IDE. Quickstart panel allows easy import projects, create new projects, build, and debug projects.

The sequence of installing the software projects is indicated:

- Start the MCUXpresso IDE.
- Open new or dedicated workspace
- Select the option “Import project(s)” (see picture below).
- Browse to the root folder of the previously downloaded and unzipped NFC Reader Library.
- The software package is ready for use.
Figure 23. Importing project

In the Quickstart panel on the left-hand side, choose "Import projects(s)".
Figure 24. Import unzipped

Browse the desired package and click “Next”.

Projects are contained within archives (.zip) or are unpacked within a directory. Select your project archive or root directory and press <Next>. On the next page, select those projects you wish to import, and press <Finish>.

Project archives for LPCOpen and ‘legacy’ examples are provided.

Project archive (zip)

Archive [ ] Browse...

Project directory (unpacked)

Root directory [ ] Browse...

LPCOpen
LPCOpen is the recommended software for LPC parts introduced before 2016. It is not recommended for new LPC8xx developments.
MCUXpresso IDE includes the LPCOpen packages which can be imported directly by pressing the Browse button in the Project archive (zip) section, above, and navigating to the Examples/LPCOpen directory.

Alternatively, press the button below to Browse the nxp.com website for latest resources.
Figure 25. Import files

Make sure that the option "Copy projects into workspace" is not checked. Else cross-references will be corrupted and the example projects will not compile.

For a working demo project, you must import at least four subprojects. One example project, the NFC Reader Library, FreeRTOS, one chip library and one board library.

When the import process has finished, one can start browsing the code.

5.4 Building projects

Building projects in a workspace is a simple case of using the Quickstart Panel - ‘Build all projects’. Alternatively, a single project can be selected in the “Project Explorer View” and built separately. Note that building a single project may also trigger a build of any associated library projects.

The project can be built as shown in Figure 26.
As a part of the build output, the binary for the “User Flash” file is created. This binary file can also be used to update LPC1769 User Flash via USB mass storage interface.

The project settings, compiler, and link flags can be changed in the project properties dialog. To open the project properties dialog, select appropriate project in the “Project Explorer View” and click “Edit ‘selected-project’ project settings”.

Figure 26. Building the project

Figure 27. Generated binaries
5.5 Running and debugging a project

This description shows how to run the “NfcrdlibEx1_CasicDiscoveryLoop” example application for the CLEV6630A / CLEV6630B evaluation development board. The same basic principles apply for all other examples. In cases where example needs additional configuration is detailed described in the example description.

Initially CLEV6630A / CLEV6630B evaluation board must be connected to the computer via LPC-Link 2, as shown in Figure 28.

When debug is started, the program is automatically downloaded to the target and it is programmed to the LPC1769 flash memory. A default breakpoint is set on the first instruction in `main()`, the application is started (by simulating a processor reset), and code is executed until the default breakpoint is hit.

To start debugging your application on the CLEV6630A / CLEV6630B, simply highlight the project in the Project Explorer and then in the Quickstart Panel click Debug, as shown in Figure 29. The MCUXpresso IDE will first build application, flash application binary and then will start debug session.

![Figure 28. CLEV6630B with LPC-Link 2](image)

![Figure 29. Launch debug session](image)
Select “LPC-Link 2” as a debug probe.
After successful software upload, the execution of the project starts immediately, but might halt at the initial breakpoint. To resume execution, click the resume button.
Figure 32. Debug project

In the console window, application debug outputs of the execution can be seen.

Figure 33. Application printouts in console window

After the execution has reached the end of the main function, click the Terminate button to stop the execution. Otherwise rerun of the project will be possible.

Buttons in the debug toolbar provide next functionalities:
<table>
<thead>
<tr>
<th>Button</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Run the program.</td>
<td></td>
</tr>
<tr>
<td>Step over C/C++ line.</td>
<td></td>
</tr>
<tr>
<td>Step into a function.</td>
<td></td>
</tr>
<tr>
<td>Stop the debugger.</td>
<td></td>
</tr>
<tr>
<td>Pause execution of the running program.</td>
<td></td>
</tr>
<tr>
<td>Instruction stepping mode (disassembly).</td>
<td></td>
</tr>
</tbody>
</table>

Figure 34. Debug buttons
6 Associated projects

All example projects are available for download at the CLRC663 product page in the documents section and are being distributed in one single file.

After downloading the zip file, unzip it and run the installer. The installer makes a copy of all documents and SW on the hard disk.

By default, the projects are preconfigured to be run on the CLEV6630A / CLEV6630B evaluation board. This is defined by preprocessor directive \texttt{PHDRIVER\_LPC1769RC663\_BOARD} (properties-> settings->preprocessor) and by defining appropriate macro in "\texttt{../intfs/ph\_NxpBuild\_App.h}".

```c
#define NXPBUILD\_PHHAL\_HW\_PN5180
#define NXPBUILD\_PHHAL\_HW\_RC663
```

Running the projects with, or without FreeRTOS

All projects described in the following subchapters can be configured to run with or without FreeRTOS operating system. To enable or disable FreeRTOS support, define preprocessor directive \texttt{PH\_OSAL\_FREERTOS} or \texttt{PH\_OSAL\_NULLOS} respectively (Figure 35) and rebuild project.

![Figure 35. Defining RTOS preprocessor symbols](image)

(1) Project properties -> Settings -> Preprocessor
6.1 Example 1 – Basic Discovery Loop

The Discovery Loop is the entry point when starting to communicate with an NFC tag or device. It scans the close environment for tags and devices of different technologies.

Example is implemented to work in POLL and LISTEN mode of the discovery loop. Information (like UID, SAK, and Product Type for MIFARE product-based cards) of the detected tags are printed out and it also prints information when it gets activated as a target by an external initiator/reader. Whenever multiple technologies are detected, example select first detected technology and resolve it.

In passive poll mode, Low Power Card Detection (LPCD) is enabled.
The core function of this example is “BasicDiscoveryLoop_Demo()”, where initialization of the NFC Reader library and polling for NFC technologies is implemented. After each polling loop, application is checking polling result and printout information about the detected tags or devices.

This example is using default DiscoveryLoop configuration, which enables all supported technologies and it is limited to one device for each technology.

| ISO14443P3A | ISO15693- SLI | FeliCa | TYPEF_TARGET_PASSIVE |
| ISO14443P4A | ISO18000P3M3 | TYPEA_TARGET_PASSIVE | TYPEF_TARGET_ACTIVE |
| ISO18092MPI | ISO14443P3B | TYPEA_TARGET_ACTIVE |

Table 2. Supported technologies

6.2 Example 2 – Advanced Discovery Loop

Additionally, to Example 1 the Advanced Discovery Loop example explains the different configuration options of the Discovery Loop and configure DiscoveryLoop with default values based on the interested profile, NFC, or EMVCo.

The configuration of the “DiscoveryLoop” is implemented in "LoadProfile()" function.

6.3 Example 4 – MIFARE Classic

This example demonstrates how to configure “DiscoveryLoop” to poll for only one technology and how to resolve detected card, in this example MIFARE Classic is used.

Once MIFARE Classic card is activated, application printout information like UID, ATQA, and SAK and perform the authentication with MIFARE Classic card default key. After successful authentication, basic read/write operations are implemented.

This example is good start in case of working with only one card or to see how to manage MIFARE Classic cards.

6.4 Example 5 - ISO/IEC 15693

Similar to the previous example, this one is also using only one technology, in that case ISO/IEC 15693. “DiscoveryLoop” is configured to resolve only one device and in the example it is shown how to change TX Guard Time for T5T cards, this is implemented in “phApp_Init()” function.

Once ICODE SLI is resolved and activated, application printout card information like type of the card and UID, and it will read and write from/to the memory block.

This example is good start in case of working with only one card or to see how to manage ISO/IEC 15693 type of the cards.

For a much more extensive example, demonstrating the use of ISO/IEC 15693 and ISO/IEC 18000-3 Mode 3 tags (ICODE SLI and ICODE ILT). In order to assure ICODE SLI and ILT detection, check HAL digital delay define settings as described in Section 4.

6.5 Example 7 – EMVCo Polling

The EMVCo Polling example it is demonstrated how to configure NFC Reader Library as specified by EMVCo specifications and starts polling for EMVCo cards.

Once an EMVCo compatible card is resolved and activated, it demonstrates the exchange of APDU commands. This example shall help the developers getting started more quickly when working with EMVCo cards.
6.6 Example 9 – NTAG I²C

The NTAG I²C example demonstrates the use of special features which are supported by NTAG I²C. By using POLL mode of the discovery loop, example detect the NTAG I²C cards and displays detected tag information like UID, ATQA, SAK, Version info and perform “Page Read” and “PageWrite” commands.

For more details about the NTAG I²C and its functionalities, consult the related product page.

6.7 Example 10 – MIFARE DESFire

The MIFARE DESFire example demonstrates how to use MIFARE DESFire EV1 cards.

Once MIFARE DESFire card is resolved and activated, it displays MIFARE DESFire applications created by this example previously and it displays 32-bit signed integer which is incremented after each successful detection of tag.

In case no application is present on the tag, new application will be created with two new files to hold NXPNFCRDLIB version used to create this application and another file to hold 32-bit signed integer.

Note: This example including the required modules of the NFC Reader Library is only available via Secure Files on NXP.com.

6.8 Example 11 – ISO/EC 10373 PCD

This example is used to perform ISO/IEC 10373-6 PCD compliance validation. This example has to be executed in the DUT which has an ISO/IEC 14443 based PCD implementation. The ISO/IEC 10373-6 test methods verify the compliance with the ISO 14443 protocols. An external tool like Micropross MP300 implements the test methods for the ISO/IEC 10373-6 and is used as the counterpart for this testing.

6.9 Test example 12 – CLRC663 LPCD

This example is a test suite application to test CLRC663 LPCD. This test suite contains test cases for CLRC663 HAL LPCD under different conditions. Test Cases comprises of combinations of digital filter, charge pump, and detection options. The scenarios/combinations are as follows:

- Scenarios 1 ==> Digital Filter: Disabled; Charge Pump: Enabled; Detection Option: NA
- Scenarios 2 ==> Digital Filter: Disabled; Charge Pump: Disabled; Detection Option: NA
- Scenarios 3 ==> Digital Filter: Enabled; Charge Pump: Disabled; Detection Option: Option 1
- Scenarios 4 ==> Digital Filter: Enabled; Charge Pump: Disabled; Detection Option: Option 2
- Scenarios 5 ==> Digital Filter: Enabled; Charge Pump: Enabled; Detection Option: Option 1
- Scenarios 6 ==> Digital Filter: Enabled; Charge Pump: Enabled; Detection Option: Option 2
- Scenarios 7 ==> In this scenario, the Calibration is performed with the load on the antennae and the load is removed during Lpcd Loop from the Antennae.
Note: Not all of the offered LPCD functions might work with the used CLRC66302 (in case of using the CLEV6630A).

6.10 Simplified API EMVCo

This application configures Reader Library as per EMVCo specification and start EMVCo polling. This loop back application sends SELECT_PPSE command and is used to test EMVCo.3.1a(L1) digital compliance. Simplified approach, after library initialization, is using only three commands:

- `phNfcLib_Activate()`
- `phNfcLib_Transmit()`
- `phNfcLib_Receive()`

6.11 Simplified API EMVCo analog

This example contains three modes of operations within itself for the user to choose as below.

- **EMVCo LoopBack Application**
- **Trans send Type A application**
- **Trans send Type B application**

Above application modes are used to perform EMVCo2.6(L1) analog compliance validation.

6.12 Simplified API ISO

This example is a reference application to demonstrate the usage of Simplified API with ISO profile. Application contains example of Type A Layer 4, Type B Layer 4, MIFARE DESFire, MIFARE Ultralight, MIFARE Classic, ISO/IEC 5693, and ISO/IEC 18000p3m3.

Example demonstrates how to use simplified API which requires, after successful library initialization, only three commands:

- `phNfcLib_Activate()`
- `phNfcLib_Transmit()`
- `phNfcLib_Receive()`
7 Radio Equipment Directive (RED)

The following information is provided per Article 10.8 of the Radio Equipment Directive 2014/53/EU:

(a) Frequency bands in which the equipment operates.
(b) The maximum RF power transmitted.

Table 3. Characteristics

<table>
<thead>
<tr>
<th>PN</th>
<th>RF Technology</th>
<th>(a) Freq Ranges (EU)</th>
<th>(b) Max Transmitted Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLEV6630B</td>
<td>NFC</td>
<td>13.56 MHz ±7 kHz</td>
<td>-11 dBm</td>
</tr>
</tbody>
</table>


The full EU Declaration of Conformity for this apparatus can be found at this location: https://www.nxp.com/products/OM26630FDK
8 References

1. CLRC663 product page http://www.nxp.com/products/CLRC66303HN
2. CLRC663 data sheet
3. AN11019 CLRC663, MFRC630, MFRC631, SLRC610 Antenna Design Guide,
4. AN11145 CLRC663, MFRC631, MFRC 630, SLRC610 Low-Power Card Detection
5. AN11021 CLRC663, MFRC631, MFRC630, SLRC610 Software Design Guide for NXPRDLib
9 Legal information

9.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty and NXP Semiconductors’ product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products.

9.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

EdgeVerse — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

NTAG — is a trademark of NXP B.V.
| Tab. 1  | Development environment ........................................ 24 |
| Tab. 2  | Supported technologies ........................................... 38 |
| Tab. 3  | Characteristics .................................................. 41 |

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Application note

Rev. 1.6 — 17 May 2023
Fig. 1. CLEV6630B Customer evaluation board ........4
Fig. 2. CLEV6630B top view ..................................5
Fig. 3. LPC1769 ..................................................6
Fig. 4. JTAG interface and serial EEPROM ..............7
Fig. 5. Power supply .............................................8
Fig. 6. CLEV6630A / CLEV6630B jumpers ............9
Fig. 7. CLEV6630A / CLEV6630B CLRC663 ..........10
Fig. 8. CLEV6630B antenna circuit .......................10
Fig. 9. CLEV6630A / CLEV6630B antenna tuning ....11
Fig. 10. CLEV6630A / CLEV6630B default jumper settings ............................................................12
Fig. 11. CLEV6630A / CLEV6630B jumper settings for external power supply ............................13
Fig. 12. NFC Cockpit VCOM driver .......................15
Fig. 13. NFC Cockpit Initial view ..........................16
Fig. 14. NFC Cockpit: Activation of a MIFARE DESFire EV1 card ................................................17
Fig. 15. CLRC663 register access ............................18
Fig. 16. CLRC663 analog and digital test signals ......19
Fig. 17. CLRC663 LPCD ........................................20
Fig. 18. NFC Cockpit with EMVCo loopback App ....21
Fig. 19. CLEV6630A / CLEV6630B jumper settings with external TVDD ........................................23
Fig. 20. Checkbox for NXP debug drivers ..............25
Fig. 21. Windows security dialog ..........................25
Fig. 22. MCUexpresso IDE .................................26
Fig. 23. Importing project ....................................27
Fig. 24. Import unzipped .....................................28
Fig. 25. Import files ............................................29
Fig. 26. Building the project .................................30
Fig. 27. Generated binaries ..................................30
Fig. 28. CLEV6630B with LPC-Link 2 ..................31
Fig. 29. Launch debug session ..............................31
Fig. 30. Successful compile ..................................32
Fig. 31. Select the launch configuration .................33
Fig. 32. Debug project ........................................34
Fig. 33. Application printouts in console window ......34
Fig. 34. Debug buttons .......................................35
Fig. 35. Defining RTOS preprocessor symbols ........36
Fig. 36. Discovery Loop in Poll mode ....................37
# Contents

1 Introduction ........................................................................... 3  
1.1 CLRC663 registers and EEPROM concept ................. 3  
1.2 CLEV6630A / CLEV6630B concept .................................. 3  
2 Hardware .............................................................................. 4  
2.1 Hardware introduction ......................................................... 4  
2.2 Schematics ................................................................. 6  
2.2.1 LPC1769 ............................................................. 6  
2.2.2 Power supply .......................................................... 8  
2.2.3 CLRC663 ............................................................... 9  
2.3 Jumper settings ............................................................ 12  
3 Software ........................................................................... 14  
3.1 LPC firmware and driver ........................................... 14  
3.1.1 LPC firmware installation ......................................... 14  
3.1.2 LPC driver installation ............................................. 14  
3.2 NFC Cockpit ............................................................ 16  
3.2.1 CLRC663 register access ......................................... 18  
3.2.2 CLRC663 analog and digital test signals ............... 19  
3.2.3 CLRC663 low-power card detection ...................... 20  
3.2.4 Secondary firmware options: EMVCo loopback application .................. 21  
4 First-time use ....................................................................... 22  
4.1 Jumper settings ............................................................ 22  
4.1.1 USB only ............................................................. 22  
4.1.2 External power supply ........................................... 22  
5 Managing the CLRC663 SW projects with MCUXpresso IDE ........................................... 24  
5.1 Development environment ........................................... 24  
5.2 Installation procedure of the MCUXpresso IDE ...................... 24  
5.3 Importing provided SW example projects .................. 26  
5.4 Building projects ......................................................... 29  
5.5 Running and debugging a project .............................. 31  
6 Associated projects ....................................................... 36  
6.1 Example 1 – Basic Discovery Loop ............................ 37  
6.2 Example 2 – Advanced Discovery Loop .................... 38  
6.3 Example 4 – MIFARE Classic ...................................... 38  
6.4 Example 5 - ISO/IEC 15693 ......................................... 38  
6.5 Example 7 – EMVCo Polling ........................................ 38  
6.6 Example 9 – NTAG I2C ............................................. 39  
6.7 Example 10 – MIFARE DESFire .............................. 39  
6.8 Example 11 – ISO/IEC 10373 PCD ............................ 39  
6.9 Test example 12 – CLRC663 LPCD ........................... 39  
6.10 Simplified API EMVCo ............................................. 40  
6.11 Simplified API EMVCo analog .................................. 40  
6.12 Simplified API ISO .................................................. 40  
7 Radio Equipment Directive (RED) .............................. 41  
8 References ........................................................................ 42  
9 Legal information ............................................................ 43

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V. All rights reserved.

For more information, please visit: http://www.nxp.com

Date of release: 17 May 2023
Document identifier: AN11022